

SN54176, SN54177, SN74176, SN74177

35-MHz Presettable Decade And Binary Counters/Latches

These high-speed monolithic counters consist of four d-c coupled master-slave flip-flops which are internally interconnected to provide either a divide-by-two and a divide-by-five counter (SN54176, SN74176) or a divide-by-two and a divide-by-eight counter (SN54177, SN74177). These counters are fully programmable; that is, the outputs may be preset to any state by placing a low on the count/ load input and entering the desired data at the data inputs. The outputs will change to agree with the data inputs independent of the state of the clocks.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - · Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

SN54176, SN54177, SN74176, SN74177 35-MHz PRESETTABLE DECADE AND **BINARY COUNTERS/LATCHES** MAY 1971-REVISED MARCH 1988

- Reduced-Power Versions of SN54196, SN54197, SN74196, and SN74197 50-MHz Counters
- **D-C Coupled Counters Designed to Replace** Signetics 8280, 8281, 8290, and 8291 Counters in Most Applications
- Performs BCD, Bi-Quinary, or Binary Counting
- **Fully Programmable**
- Fully Independent Clear Input
- Counts at Input Frequencies from 0 to 35 MHz
- Input Clamping Diodes Simplify System Design

description

These high-speed monolithic counters consist of four d-c coupled master-slave flip-flops which are internally interconnected to provide either a divide-by-two and a divide-by-five counter (SN54176, SN74176) or a divide-by-two and a divide-by-eight counter (SN54177, SN74177). These counters are fully programmable; that is, the outputs may be preset to any state by placing a low on the count/load input and entering the desired data at the data inputs. The outputs will change to agree with the data inputs independent of the state of the clocks.

These counters may also be used as 4-bit latches by using the count/load input as the strobe and entering data at the data inputs. The outputs will directly follow the data inputs when the count/load is low, but will remain unchanged when the count/load is high and the clock inputs are inactive.


These high-speed counters will accept count frequencies of 0 to 35 megahertz at the clock-1 input and 0 to 17.5 megahertz at the clock-2 input. During the count operation, transfer of information to the outputs occurs on the negative-going edge of the clock pulse. The counters feature a direct clear which when taken low sets all outputs low regardless of the states of the clocks.


All inputs are diode-clamped to minimize transmission-line effects and simplify system design. The circuits are compatible with most TTL logic families. Typical power dissipation is SN54176, SN54177 . . . J PACKAGE SN74176, SN74177 . . . N PACKAGE (TOP VIEW) LOAD QC \square^2 CLR C **Q**3 Q_{D} A [4 110 D QA **D**5 10 В CLK2 **□**6 9 QB

CLK1

GND [

logic symbols†





[†] These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

150 milliwatts. The SN54176 and SN54177 circuits are characterized for operation over the full military temperature range of -55 °C to 125 °C; the SN74176 and SN74177 circuits are characterized for operation from 0°C to 70°C.

PRODUCTION DATA documents centain information current as of publication date. Products conform to specifications per the terms of Texas Instruments steaded warranty. Production processing does not necessarily include testing of all parameters.



SN54176, SN54177, SN74176, SN74177 35 MHz PRESETTABLE DECADE AND BINARY COUNTERS/LATCHES

typical count configurations

SN54176 and SN74176

The output of flip-flop A is not internally connected to the succeeding flip-flops; therefore, the count may be operated in three independent modes:

- 1. When used as a binary-coded-decimal decade counter, the clock-2 input must be externally connected to the QA output. The clock-1 input receives the incoming count, and a count sequence is obtained in accordance with the BCD count sequence function table shown at
- 2. If a symmetrical divide-by-ten count is desired for frequency synthesizers (or other applications requiring division of a binary count by a power of ten), the QD output must be externally connected to the clock-1 input. The input count is then applied at the clock-2 input and a divide-by-ten square wave is obtained at output QA in accordance with the bi-quinary function table.

FUNCTION TABLES SN54176, SN74176

DECADE (BCD) (See Note A)

BI-OUINARY (5-2) (See Note B)

COUNT		OUT	PUT	
COUNT	a_{D}	α_{C}	α_{B}	$\mathbf{Q}_{\mathbf{A}}$
0	L	L	L	L
1	L	L	L	н
2	L	L	н	L
3	L	L	н	н
4	L	н	L	L
5	L	н	Ł	н
6	L	н	н	L
7	L	н	Н	н
8	н	L	L	L
9	н	L	L	Н

COLUNIZ		OUT	PUT	
COUNT	QA	α_{D}	αc	$\sigma_{\boldsymbol{B}}$
0	E	L	L	L
1	L	L	L	Н
2	L	L	н	L
3	L	Ł	Н	н
4	L	н	L	L
5	н	L	L	L
6	н	L	L	Н
7] н	L	Н	L
8	н	L	н	Н
9	н	Н	L_	L

H = high level. L = low level

NOTES: A. Output Q_A connected to clock-2 input.

B. Output Q_D connected to clock-1 input.

3. For operation as a divide-by-two counter and a divide-by-five counter, no external interconnections are required. Flip-flop A is used as a binary element for the divide-by-two function. The clock-2 input is used to obtain binary divide-by-five operation at the Ω_B , Ω_C , and Ω_D outputs. In this mode, the two counters operate independently; however, all four flip-flops are loaded and cleared simultaneously.

SN54177 and SN74177

The output of flip-flop A is not internally connected to the succeeding flip-flops, therefore the counter may be operated in two independent modes:

- 1. When used as a high-speed 4-bit ripple-through counter, output QA must be externally connected to the clock-2 input. The input count pulses are applied to the clock-1 input. Simultaneous divisions by 2, 4, 8, and 16 are performed at the QA, QB, QC, and QD outputs as shown in the function table at right.
- 2. When used as a 3-bit ripple-through counter, the input count pulses are applied to the clock-2 input. Simultaneous frequency divisions by 2, 4, and 8 are available at the QB, QC, and QD outputs. Independent use of flip-flop A is available if the load and clear functions coincide with those of the 3-bit ripple-through counter.


FUNCTION TABLE SN54177, SN74177 (See Note A)

		OUT	PUT	
COUNT	QD	αc	QΒ	QA
0	L	L	L	L
1	L	L	L	н
2	L	L	Н	L
3	L	L	Н	н
4	L	Н	Ł	L
5	L	н	L	н
6	L	н	Н	L
7	L	Н	н	н
8	н	L	L	L
9	н	L	L	н
10	Н	L	н	L
11	н	L	Н	н
12	н	Н	L	L
13	н	н	L	н
14	н	н	Н	L
15	н	н	Н	Н


H = high level, L = low level


NOTE A: Output QA connected to clock-2 input.






SN54176, SN54177, SN74176, SN74177 35-MHz PRESETTABLE DECADE AND **BINARY COUNTERS/LATCHES**







absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)						101	797		250	(2)	120	-			· ·	9	:20			-			100		38	-		100	100	90	7	7 V
Input voltage	•	ं	•	÷	ૈ	*	ै	1	÷						-	8		(9)	8	35	7.5					ij.		12	12		5.5	5 V
Input voltage	*	*	•	•	•	*	*	*		*	•	٠	ै	000	8	8	(3)														5.5	5 V
Operating free-air temperature range:		SN	54	417	76,	S	V 5	41	77	C	rc	uit	5						٠									55	C	LU	0 70	, -
		SN	174	117	76,	S	N7	41	77	Ci	irc	uit	5						•		٠				3				0	U 1	150	, 0
Storage temperature range	ç			2		52						(8)	36		*		36	26	*	*	35	25	35	2	(15)		-1	05	C	to	150	C

NOTES: 1. Voltage values are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple emitter transistor. For this circuit, this rating applies between the clear and count/load inputs.

recommended operating conditions

		MIN NO	XAM MC	UNI
	SN54'	4.5	5.5	V
Supply voltage, VCC	SN74'	4.75 5	5.25	\
High-level output current, IOH			-800	μА
Low-level output current, IQL			16	mA
EOM-level output carrend -OE	Clock-1 input	0	35	мн
Count frequency (see Figure 1)	Clock-2 input	0	17.5] With
	Clock-1 input	14		
	Clock-2 input	28		ns
Pulse width, tw (see Figure 1)	Clear	20] "
lse width, t _W (see Figure 1)	Load	25]
an control of the con	High-level data	tw(load)		ns
Input hold time, th (see Figure 1)	Low-level data	tw(load)] "
	High-level data	15		ns
Input setup time, t _{su} (see Figure 1)	Low-level data	20] "
Count enable time, tenable (see Note 3 and Figure 1)		25		ns
Codiff chapie thin, shaple the	SN54'	-55	125	°c
Operating free-air temperature, TA	SN74'	0	70	1 "

NOTE 3: Minimum count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the count/load and clear inputs must both be high to ensure counting.



SN54176, SN54177, SN74176, SN74177 35-MHz PRESETTABLE DECADE AND **BINARY COUNTERS/LATCHES**

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TF0T (CHELTICHET		SN541	76, SN	74176	SN541	77, SN	74177	UNIT
	FANAMETER			TEST CONDITIONS†				MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage	ligh-level input voltage				2			2			٧
VIL	Low-level input voltage							0.8			0.8	٧
VIK	Input clamp voltage		V _{CC} = MIN,	I _I = -12 mA				-1.5			-1.5	V
VОН	VOH High-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OH} = -800 ;	ıΑ	2.4	3.4		2.4	3.4		v
VOL	Low-level output voltage	V _{CC} = MtN, V _{1L} = 0.8 V,		0.2	0.4		0.2	0.4	٧			
11	Input current at maximu	V _{CC} = MAX, V _I = 5.5 V					1	,		1	mA	
		Data, count/load	V _{CC} = MAX, V _I = 2.4 V					40			40	
fтн	High-level input current	Clear, clock 1						80			80	μА
		Clock 2									80	
		Data, count/load						-1.6			-1.6	
1	Low-level input current	Clear	V _{CC} = MAX,	V. = 0.4 V				-3.2			-3.2	mA
111	Low-level input current	Clock 1	VCC - MAA,	V - 0.4 V				-4.8			-4.8	1117
		Clock 2						-4.8			-3.2	
	Charterian is a second	2	\/ MAY		SN54'	-20		57	-20		-57	
los	Short-circuit output curr	entg	V _{CC} = MAX		SN74'	-18		-57	-18		-57	mA
Icc	Supply current		V _{CC} = MAX,	See Note 4			30	48		30	48	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 4: ICC is measured with all inputs grounded and all outputs open.

switching characteristics, $V_{CC} = 5 \text{ V}$, $R_L = 400 \Omega$, $C_L = 15 \text{ pF}$, $T_A = 25^{\circ}\text{C}$, see figure 1

PARAMETER#	FROM (INPUT)	TO (OUTPUT)	SN541	76, SN	174176	SN541	77, SN	54177	UNIT
PARAMETER"	FROM (INFOT)	10 (001701)	MIN	TYP	MAX	MIN	TYP	MAX	ONT
f _{max}	Clock 1	QA	35	50		35	50		MHz
tPLH	Clock 1	QA		8	13		8	13	ns
^t PHL	CIOCK	GA		11	17		11	17	1115
^t PLH	Clock 2	Q _B		11	17		11	17	ns
^t PHL	CIOCK 2	σg		17	26		17	26	1 ""
tРLН	Clock 2	QC		27	41		27	41	ns
^t PHL	CIOCK 2	<u>ac</u>		34	51		34	51	1113
^t PLH	Clock 2	α _D		13	20		44	66	ns
tPHL	CIOCK 2	Ф		17	26		50	75	1115
tPLH	A, B, C, D	Q _A , Q _B , Q _C , Q _D		19	29		19	29	ns
^t PHL	A, B, C, D	ag, ag, ac, ab		31	46		31	46	1115
tPLH	Load	Anu		29	43		29	43	ns
tPHL	Lodo	Any .		32	48		32	48	""
^t PHL	Clear	Any	\top	32	48		32	48	ns
t _{PHL}	Load	Any .		32	48		32	48	


[#]f_{max}

■ maximum count frequency.

[†] All typical values are at $V_{CC} = 5$ V, $T_A = 25$ °C. § Not more than one output should be shorted at a time.

¹⁰A outputs are tested at I_{OL} = 16 mA plus the limit value of I_{IL} for the clock-2 input. This permits driving the clock-2 input while fanning out to 10 Series 54/74 loads.

tp_{LH} ≡ propagation delay time, low-to-high-level output.
tp_{HL} ≡ propagation delay time, high-to-low-level output.



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR < 1 MHz, duty cycle < 50%, t_f < 5 ns, and unless specified, t_f < 5 ns. When testing f_{max}, vary PRR.

8. C_L includes probe and jie capacitance.

9. All diodes are 1N3064 or equivalent.

9. Unless otherwise apecified, Q_A is connected to clock 2.

Ţ