

SN54196, SN54197, SN54LS196, SN54LS197, SN54S196, SN54S197 SN74196, SN74197, SN74LS196, SN74LS197, SN74S196, SN74S197

50/30/100-MHz Presettable Decade or Binary Counters/Latches

These high-speed monolithic counters consist of four d-c coupled, master-slave flip-flops, which are internally interconnected to provide either a divide-by-two and a divide-by-five counter ('196, 'LS196, 'S196) or a divide-by-two and a divide-by-eight counter ('197, 'LS197, 'S197). These four counters are fully programmable; that is, the outputs may be preset to any state by placing a low on the count/load input and entering the desired data at the data inputs. The outputs will change to agree with the data inputs independent of the state of the clocks.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - · Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

SN54196, SN54197, SN54LS196, SN54LS197, SN54S196, SN54S197. SN74196, SN74197, SN74LS196, SN74LS197, SN74S196, SN74S197 50/30/100-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

OCTOBER 1976-REVISED MARCH 1988

- Performs BCD, Bi-Quinary, or Binary Counting
- **Fully Programmable**
- Fully Independent Clear Input
- Input Clamping Diodes Simplify System Design
- Output QA Maintains Full Fan-out Capability In Addition to Driving Clock-2 Input

	GUARA		TYPICAL
TYPES	CLOCK 1		POWER DISSIPATION
'196, '197	0-50 MHz	0-25 MHz	240 mW
'LS196, 'LS197	0-30 MHz	0-15 MHz	80 mW
'S196, 'S197	0-100 MHz	0-50 MHz	375 mW

description

These high-speed monolithic counters consist of four d-c coupled, master-slave flip-flops, which are internally interconnected to provide either a divide-by-two and a divide-by-five counter ('196, 'LS196, 'S196) or a divideby-two and a divide-by-eight counter ('197, 'LS197, 'S197). These four counters are fully programmable; that is, the outputs may be preset to any state by placing a low on the count/load input and entering the desired data at the data inputs. The outputs will change to agree with the data inputs independent of the state of the

During the count operation, transfer of information to the outputs occurs on the negative-going edge of the clock pulse. These counters feature a direct clear which when taken low sets all outputs low regardless of the states of the clocks.


These counters may also be used as 4-bit latches by using the count/load input as the strobe and entering data at the data inputs. The outputs will directly follow the data inputs when the count/load is low, but will remain unchanged when the count/load is high and the clock inputs are inactive.

All inputs are diode-clamped to minimize transmissionline effects and simplify system design. These circuits are compatible with most TTL logic families. Series 54, 54LS, and 54S circuits are characterized for operation over the full military temperature range of -55°C to 125°C; Series 74, 74LS, and 74S circuits are characterized for operation from 0°C to 70°C.

SN54196, SN54LS196, SN54S196, SN54197, SN54LS197, SN54S197. . . . J OR W PACKAGE SN74196, SN74197 . . . N PACKAGE SN74LS196, SN74S196, SN74LS197, SN74S197 . . . D OR N PACKAGE (TOP VIEW)


LOAD (1	U142 VCC
QC □2	13 CLR
C □3	12 QD
A □4	ם בויו
Q _A □ 5	10 В
CLK 2 6	9 D QB
GND 🗖 7	8 CLK
_	

SN54LS196, SN54S196, SN54LS197, SN54S197 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

logic symbols†



[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

PRODUCTION DATA documents centain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



typical count configurations

'196, 'LS196, and 'S196 typical count configurations and function tables are the same as those for '176.

'197, 'LS197, and 'S197 typical count configurations and function tables are the same as those for '177.


logic diagrams


'196, 'LS196, and 'S196 logic diagrams are the same as those for '176.


'197, 'LS197, and 'S197 logic diagrams are the same as those for '177.

schematics of inputs and outputs

EQUIVALENT OF LOAD, CLEAR,







SN54196, SN54197, SN74196, SN74197 50-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

lute maximum ratings over opera	ting	j fr	00 -	air	te	mp	era	tuı	re ı	rar	nge	(L	ınl	ess	01	the	ırw	/is	e r	10	tec	d)					
Supply voltage, V _{CC} (see Note 1) .																											
Input voltage																											
Interemitter voltage (see Note 2) .																											
Operating free-air temperature range:																											
	SN	741	196	, SI	N7 4	119	7 C	ircı	uits				. ,										,		0 °	C 1	О
Storage temperature range																							-	65	°C	to	, 1

- NOTES: 1. Voltage values are with respect to network ground terminal.
 - 2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies between the Clear and Load inputs.

recommended operating conditions

		SN54	196, SN	54197	SN74	196, SN7	4197	UNI
		MIN	NOM	MAX	MIN	NOM	MAX	UNI
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				-800			-800	μ/
Low-level output current, IOL		1		16			16	m
	Clock-1 input	0		50	0		50	мн
Count frequency	Clock-2 input	0		25	0		25	1 Mr
	Clock-1 input	10			10			
	Clock-2 input	20			20			1 .
Pulse width, t _W	Clear	15			15			1 °
	Load	20			20			1
to a bold diese a deservation on	High-level data	tw(load)			tw(load)			Ι.
Input hold time, th (see Note 3)	Low-level data	tw(load)			tw(load)			n
In	High-level data	10			10			-
Input setup time, t _{su} (see Note 3)	Low-level data	15			15			1 "
Count enable time, ten (see Note 4)		20			20			n
Operating free-air temperature, TA		-55		125	0		70	°

- NOTES: 3. Setup and hold times are with respect to the falling edge of the load input.

 4. Minimum count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the count/load and clear inputs must both be high to ensure counting.

SN54196, SN54197, SN74196, SN74197 50-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					SN54	196, SN	74196	SN54	74197	UNIT	
	PARAMETER		TEST CONDITIO	NST	MIN	TYP‡	MAX	MIN	TYP‡	MAX	Olai
V	High-level input voltage			5010	2	ARCHEUAS		2			٧
VIH	Low-level input voltage						0.8		7415	8.0	V
VIL	Input clamp voltage		V _{CC} = MIN, I ₁ = -12	mA			-1.5		195	-1.5	٧
	High-level output voltage		V _{CC} = MIN, V _{IH} = 2 V _{IL} = 0.8 V, I _{OH} = -1	1,	2.4	3.4		2.4	3.4		٧
VOL	Low-level output voltage		V _{CC} = MIN, V _{IH} = 2 V _{IL} = 0.8 V, I _{OL} = 16			0.2	0.4		0.2	0.4	v
11	Input current at maximu	m input voltage	VCC = MAX, V1 = 5.5			1			1	mA	
<u></u>	mpercontent	Data, Load				10221	40			40	1
Trees.	High-level input current		VCC = MAX, VI = 2.4	VCC = MAX, V1 = 2.4 V			80			80	μА
ΉН	riiginever input content	Clock 2	1 **				120			80	1_
		Data, Load	-	211	1		-1.6			-1.6	
		Clear					-3.2			-3.2	mA
IIL	Low-level input current	Clock 1	V _{CC} = MAX, V _I = 0.4	V			-4.8		17.00	-4.8] """
00.000		Clock 2	1				-6.4			-3.2	L
_		TOTOCK 2		SN54*	-20	6	-57	-20		-57	mA
los	Short-circuit output cur	rent §	VCC = MAX SN74'		-18		-57	-18		-57	1 ""
Icc	Supply current		VCC = MAX, See Not			48	59		48	59	mA

NOTE 5: I_{CC} is measured with all inputs grounded and all outputs open.

*For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

*All typical values are at V_{CC} = 5 V, T_A = 25 °C.

*Not more than one output should be shorted at a time.

*Q_A outputs are tested at I_{OL} = 16 mA plus the limit value of I_{IL} for the clock-2 input. This permits driving the clock-2 input while fanning out to 10 Series 54/74 loads.

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER#	FROM (INPUT)	то	TEST CONDITIONS		N5419		1 9	N5419 N7419		UNI		
PARAMIE I EN		(OUTPUT)		MIN	TYP	MAX	MIN	TYP	MAX			
f _{max}	Clock 1	QA		50	70		50	70		MH		
tPLH	7				7	12		7	12	ns		
	Clock 1	QΑ	C _L = 15 pF, R _L = 400 Ω. See Note 6				10	15		10	15	
tPHL				100	12	18		12	18	ns		
tPLH .	Clock 2	QB			14	21		14	21	1 "		
†PHL					24	36		24	36			
tPLH .	Clock 2	QC		-	28	42		28	42	ns		
tPHL	1.00 (14	21	-	36	54	_	
tPLH .	Clock 2	αD			_	12	18	-	42	63	ns	
TPHL					2272	24	-	16	24	-		
†PLH	A, B, C, D	QA, QB, QC, QD			16	-	-	25	38	ns		
†PHL	A, B, C, D	∞A, ∞B, αC, αD			25	38	-			-		
[†] PLH		1		1		22	33		22	33	ns	
tPHL	Load	Any			24	36		24	36	_		
tPHL	Clear	Any			25	37		25	37	ns		

#f_{max} = maximum count frequency.

That The propagation delay time, low-to-high-level output.


tpHL = propagation delay time, high-to-low-level output.


NOTE 6: Load circuit, input conditions, and voltage waveforms are the same as those shown for the '176, '177 except that testing fmax. $V_{IL} = 0.3 V.$





SN54LS196, SN54LS197, SN74LS196, SN74LS197 30-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

schematics of inputs and outputs









absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	V
Input voltage	V
Operating free-air temperature range: SN54LS196, SN54LS197 Circuits55°C to 125°C	С
SN74LS196, SN74LS197 Circuits 0 °C to 70 °C	С
Storage temperature range 65 °C to 150 °C	С

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

			SN54LS1	96, SN5	4LS197	SN74LS1	UNIT		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.75	5	5.25	٧
10н	High-level output current				400			-400	μΑ
ŀОL	Low-level output current				4			8	mΑ
	Course fragrensies	Clock-1 input	0		30	0		30	
	Count frequency	Clock-2 input	0		15	0		15	MH
		Clock-1 input	20			20			
	Pulse width	Clock-2 input	30			30			
tw		Clear	15			15			ns
		Load	20			20		1	
	Januar hald since Jana Note 2)	High-level data	tw(load	d)		tw(loa	d)		
^t h	Input hold time, (see Note 3)	Low-level data	tw(load	d)		tw(loa	d)		ns
	to a to a to a time of a set black 21	High-level data	10			10	•		
^t su	Input setup time, (see Note 3)	Low-level data	15			· 15		$\neg \neg$	ns
		Clock 1	30			30			
^t enable	Count enable time, (see Note 4)	Clock 2	50			50			ns
TA	Operating free-air temperature	•	-55		125	0		70	°C

- NOTES: 3. Setup and hold times are with respect to the falling edge of the load input.
 - Minimum count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which
 interval the count/load and clear inputs must both be high to ensure counting.



SN54LS196, SN54LS197, SN74LS196, SN74LS197 30-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TES	T CONDITION:	TEST CONDITIONS†			96 97	1,500	96 97	UNIT			
	PANAMI	EIEN			1	MIN	TYP‡	MAX	MIN	TYP‡	MAX			
· · · · ·	High-level input	roltage				2			2			٧		
VIH	Low-level input						2.5	0.7			0.8	٧		
	Input clamp volt		VCC = MIN,	i ₁ = -18 mA	251 Aug			-1.5			-1.5	٧		
	High-level outpu		V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = V _{IL} max. I _{OH} = -400 μA			2.5	3.4		2.7	3.4		٧		
	va Two noor tra	15 15 W 15 15 15 15 15 15 15 15 15 15 15 15 15	VCC = MIN,	VIH = 2 V,	IOL = 4 mA¶	Ĭ.	0.25	0.4		0.25	0.4	· v		
VOL	Low-level output	t voltage	VIL = VIL max		IOL = 8 mA					0.35		-		
		Data, Load	,,					0.1			0.1	4		
	Input current	Clear, clock 1						0.2	_		0,2			
11	at maximum input voltage	Clock 2 of 'LS196	VCC = MAX,	$V_1 = 5.5 V$				0.4			0.4			
		Clock 2 of 'LS197						0.2	100		0.2	-		
-	High-level	Data, Load					20			20	-			
		Clear, clock 1	200					40			40			
11H		Clock 2 of 'LS196	VCC = MAX, V1 = 2.7	V ₁ = 2.7 V				80			80	1		
		Clock 2 of 'LS197	4					40			40	+-		
		Data, Load	THE SECOND					-0.4			-0.4	4		
		Clear	1					-0.8	_		3.0-	-		
IIL.	Low-level	Clock 1	VCC = MAX,	V1 = 0.4 V	V1 = 0.4 V	V1 = 0.4 V			-2.		_		-2.4	-
	Input current	Clock 2 of 'LS196					-2.8	-		-2.8	-			
		Clock 2 of 'LS197	J7					-1.3	-		-1.3	-		
los	Short-circuit ou	tput current §	VCC = MAX			-20		-100	+-		-100	-		
Icc	Supply current		VCC = MAX,	See Note 5			16	27		16	2	7 m/		

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

ing full fan-out capability.

NOTE 5. ICC is measured with all inputs grounded and all outputs open.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER#	FROM	то	TEST CONDITIONS	116 7550	154LS1		1600	154LS1		UNIT		
PAHAMETER"	(INPUT)	(OUTPUT)		MIN	TYP	MAX	MIN	TYP	MAX			
fmax	Clock 1	QA		30	40		30	40		MHz		
tPLH	200 200				8	15		8	15	ns		
tPHL	Clock 1	Q _A					13	20		14	21	
tPLH					16	24	Table 1	12	19	ns		
	Clock 2	O _B		7	22	33		23	35			
tPHL .					38	57		34	51	ns		
tPLH	Clock 2	QC	CL = 15 pF,		41	62		42	63	l ms		
tPHL			$R_L = 2 k\Omega$,	-	12	18		55	78			
tPLH	Clock 2	Q _D	See Note 6	- 20	30	45	-	63	95	_		
tPHL .		C, D QA, QB, QC QD				-		-				
tPLH					20 30	-	18 27		ns			
tPHL	A, B, C, D QA, QB, QC QD			29	44	_	29	44	-			
tPLH			1		27	41		26	39	ns		
tPHL	Load	Any			30	45		30	45	-		
tPHL	Clear	Any			34	51		34	51	ns		

"Tmax = maximum count frequency.

tpLH = propagation delay time, low-to-high-level output, tpHL = propagation delay time, high-to-low-level output.

NOTE 6: Load circuit, input conditions, and voltage waveforms are the same as those shown for the '176, '177 except that t_f ≤ 15 ns, t_f ≤ 6 ns, and V_{fef} = 1.3 V (as opposed to 1.5 V).




For conditions shown as mixture many, use the appropriate value specified that its process and the short-circuit should not exceed one second.


**Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.


**OA outputs are tested at specified IOL plus the limit value of I_{IL} for the clock-2 input. This permits driving the clock-2 input while maintain-

SN54S196, SN54S197, SN74S196, SN74S197 100-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

schematics of inputs and outputs







absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)		. <i>.</i> 7 V
Operating free-air temperature ra	N54S196, SN54S197 Circuits	–55°C to 125°C
	N74S196, SN74S197 Circuits	0°C to 70°C
Storage temperature range		—65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SN54	5196, SN5	45197	SN74	S196, SN7	4S197	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				-1			1	mA
Low-level output current, IOL				20			20	mA
Olask formania	Clock-1 input	0		100	0		100	MHz
Clock frequency	Clock-2 input	0		50	0		50	MINZ
	Clock-1 input	5			5			
B. L	Clock-2 input	10			10]
Pulse width, t _W	Clear	30			30			ns
	Load	5			5]
land hald discount from National	High-level data	31			31			
Input hold time, th (see Note 3)	Low-level data	31			31			ns
to a second seco	High-level data	61			61			
Input setup time, t _{su} (see Note 3)	Low-level data	61			61			ns
Count enable time, ten (see Note 4)		12			12			ns
Operating free-air temperature, TA		-55		125	0		70	°c

- NOTES: 3. Setup and hold times are with respect to the falling edge of the load input.

 4. Minimum count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the count/load and clear inputs must both be high to ensure counting.



-8 mA

--6 mA

mA

mA

-110

110 75

75 120

-8

-10

-110

110

75

75 120

-30

-30

IIL

los §

_
4
一
ĕ
≤.
O
ë

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) SN54S196, SN54S197, UNIT SN74S197 TEST CONDITIONS T SN74S196 PARAMETER MIN TYP\$ MAX MIN TYP\$ MAX VIH ٧ 0.8 8.0 VIL -1.2 V -1.2 VCC = MIN, $I_1 = -18 \, \text{mA}$ VIK 3.4 V_{IH} = 2 V, 548 2.5 34 2.5 VCC = MIN, ٧ VOH 2.7 3.4 IOH = -1 mA 2.7 VIL = 0.8 V, 745 VCC = MIN, V_{IH} = 2 V, VIL = 0.8 V, ٧ 0.5 0.5 VOL IOL = 20 mA mA 1 VCC = MAX, V₁ = 5.5 V 11 150 150 Clock 1, clock 2 μA V1 = 2.7 V VCC = MAX, IIH 50 50 All other inputs Data, Load -0.75mA -0.75

See Note 5 † For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $V_1 = 0.5V$

Clear

Clock 1

Clock 2

545

745

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second. NOTE 5: ICC is measured with all input grounded and all outputs open.

VCC = MAX,

VCC = MAX

VCC = MAX,

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER#	(FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN54S196, SN74S196			SN54S197 SN74S197			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
f _{max}	Clock 1	Q _A	R_L = 280 Ω , C_L = 15 pF See Note 7	100	140		100	140		MHz
30/2000 CANON TO THE REAL PROPERTY OF THE REAL PROP					5	10		5	10	ns
tPLH .	Clock 1	Q _A			6	10		6	10	
^t PHL					5	10		5	10	ns
tPLH .	Clock 2	QΒ		-	8	12		8	12	
tPHL_					12	18		12	18	ns
tPLH	Clock 2	Q _C		_		24	-	15	22	
tPHL					16	-			27	ns
tPLH .	Clock 2	O _D			5	10		18		
tPHL					8	12		22	33	
tPLH	A,B,C,D	a _A ,a _B ,a _C ,a _D			7	12		7	12	- ns
					12	18		12	18	
tPHL	Load	Any			10	18		10	18	ns
TPLH					12	18		12	18	
TPHL					26	37		26	37	ns
tPHL .	Clear	Any					1		-	_

#fmax = maximum count frequency.

tpLH = propagation delay time, low-to-high-level output.

tpHL = propagation delay time, high-to-low-level output.

NOTE 7: Load circuit, input conditions, and voltage waveforms are the same as those shown in Section 1

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C. q_A couputs are tested at q_{CC} = 20 mA plus the limit value of q_{CC} for the clock-2 input. This permits driving the clock-2 input while fanning out to 10 Series 54S/74S loads.