

SN54198, SN54199, SN74198, SN74199

8-Bit Shift Registers

These 8-bit shift registers are compatible with most other TTL and MSI logic families. All inputs are buffered to lower the drive requirements to one normalized Series 54/74 load, and input clamping diodes minimize switching transients to simplify system design. Maximum input clock frequency is typically 35 megahertz and power dissipation is typically 360 mW.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

SN54198, SN54199 SN74198, SN74199 **8-BIT SHIFT REGISTERS**

SN54198 . . . J OR W PACKAGE SN74198 . . . N PACKAGE

(TOP VIEW)

SO

A

B

QA

QB

C

QC

CLK

GND

D

10 QD

SR SER

U24 VCC

22 SL 21 H

20 19

18

23 S1

DECEMBER 1972-REVISED MARCH 1988

SL SER

QH

G

QG

F

QF

E

QE

description

These 8-bit shift registers are compatible with most other TTL and MSI logic families. All inputs are buffered to lower the drive requirements to one normalized Series 54/74 load, and input clamping diodes minimize switching transients to simplify system design. Maximum input clock frequency is typically 35 megahertz and power dissipation is typically 360 mW.

Series 54 devices are characterized for operation over the full military temperature range of -55°C to 125°C; Series 74 devices are characterized for operation from 0°C to 70°C.

SN54198 and SN74198

These bidirectional registers are designed to incorporate virtually all of the features a system designer may want in a shift register. These circuits contain 87

equivalent gates and feature parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-modecontrol inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:

> Inhibit Clock (Do nothing) Shift Right (In the direction QA toward QH) Shift Left (In the direction QH toward QA) Parallel (Broadside) Load

Synchronous parallel loading is accomplished by applying the eight bits of data and taking both mode control inputs, SO and S1, high. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is high and S1 is low. Serial data for this mode is entered at the shift-right data input. When S0 is low and S1 is high, data shifts left synchronously and new data is entered at the shift-left serial input.

Clocking of the flip-flop is inhibited when both mode control inputs are low. The mode controls should be changed only while the clock input is high.

'198 **FUNCTION TABLE**

		177 -00	95029				200000					
	INPUTS						OUTPUTS					
	MODE			SEI	RIAL	PARALLEL	1	11 199		8		
CLEAR	Sı	S ₀	CLOCK	LEFT	T RIGHT AH		QA.	αв	α_{G}	αн		
L	X	×	×	×	×	×	L	L	L	L		
н	×	×	L	×	×	×	QAO	QBO	QG0	QHO		
н	н	н	1	×	×	ah	а	ь	9	h		
н	L	н		×	н	×	н	QAn	QFn	QGn		
н	L	H		×	L	×	L	QAn	QFn	QGn		
н	н	L	t	н	×	×	QBn	QCn	QHn	н		
н	н	L	t	L	×	×	QBn	Q _{Cn}	QHn	L		
н	L	L	×	×	×	×	QAO	QRO	QGO	QHO		

H = high level (steady state), L = low level (steady state)

PRODUCTION DATA de



X = irrelevant (any input, including transitions) t = transition from low to high level

a...h = the level of steady-state input at inputs A thru H, respectively.

QAD, QBD, QGD, QHD = the level of QA, QB, QG, or QH, respectively, before the indicated steady-state input conditions were established.

QAD, QBD, etc. = the level of QA, QB, etc., respectively, before the most-recent f transition of the clock.

Inhibit Clock (Do nothing)
Shift (In the direction Q_A toward Q_H)
Parallel (Broadside) Load

Parallel loading is accomplished by applying the eight bits of data and taking the shift/load control input low when the clock input is not inhibited. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

SN54199 . . . J OR W PACKAGE SN74199 . . . N PACKAGE (TOP VIEW) U24] VCC_ SH/LD 23 J H A 21 QH QA 20 G В QG 19 QB 18 C F B 10 11 12 12 QC D QF 17 E 15 QE Q_D 14 CLR CLK INH 13 CLK GND

Shifting is accomplished synchronously when shift/load is high and the clock input is not inhibited. Serial data for this mode is entered at the $J \cdot \overline{K}$ inputs. See the function table for levels required to enter serial data into the first flip-flop.


Both of the clock inputs are identical in function and may be used interchangeably to serve as clock or clock-inhibit inputs. Holding either high inhibits clocking, but when one is held low, a clock input applied to the other input is passed to the eight flip-flops of the register. The clock-inhibit input should be changed to the high level only while the clock input is high.


These shift registers contain the equivalent of 79 TTL gates. Average power dissipation per gate is typically 4.55 mW.

'199 FUNCTION TABLE

	INPUTS						U	OUTPUTS				
CLEAR	SHIFT/	CLOCK	CLOCK	SER	IAL	PARALLEL AH	Q _A	QB	ac	αн		
	×	x	×	X	×	×	L	L	L	L		
н	×	L	L	×	×	×	QAO	QB0	QC0	QHO		
н	1 1		1	×	×	ah	а	b	c	h		
н	н		1	L	н	×	QAD	QAO	Qgn	QGn		
	H		i i	1	L	×		QAn		QGn		
Н	н	1 5		H	н	×		QAn		QGn		
н				н	L	×	QAn	QAn	QBn	QGn		
н	H	н	1	×	×	×		QBO		QHO		


schematics of inputs and outputs





2-672






TEXAS INSTRUMENTS
POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

2-673

2-674

TEXAS INSTRUMENTS
POST OFFICE BOX 655012 • DALLAS, TEXAS 75265



TEXAS INSTRUMENTS
POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

2-675

2-676



SN54198, SN54199, SN74198, SN74199 **8-BIT SHIFT REGISTERS**

Supply voltage, VCC (see Note 1)	*0	. *	0.80	*8	*:	6 3	0.80	*0	*	25	*0	20.0	 0.00	30	*	*	700		
Input voltage				23	81	60 9		93		93	90							*	. 5.5
Operating free-air temperature range: SN54' Circuits	¥3	£2 £	2 8	\$3	\$0	2 3		30		*	30	· ·	 6 8	18		_!	55	Ct	o 125
SN74' Circuits																		o°C	to 70
Storage temperature range	3	3	8 8	8	8								7 8			-	65	C t	o 150

recommended operating conditions

	1 20	SN54198 SN54199			SN74198 SN74199		
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH		100	-800			-800	μА
Low-level output current, IOL			16			16	mA
Clock frequency, fclock	0		25	0		25	MHz
Width of clock or clear pulse, tw (see Figure 1)	20			20			ns
Mode-control setup time, t _{su}	30			30			ns
Data setup time, t _{su} (see Figure 1)	20	.c.=0e==d16	To-Live-	20	ETHYSE-DA		ns
Hold time at any input, th (see Figure 1)	0			0			ns
Operating free-air temperature, TA	-55		125	0		70	"C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS [†]	SN54198 SN54199				UNIT		
			MIN TYP! MAX		MAX	MIN TYP! MAX		1	
VIH	High-level input voltage		2		de Marie	2	-111112	A Secretaria	V
VIL	Low-level input voltage				8.0	erasan	SANWY-	8.0	V
VIK	Input clamp voltage	V _{CC} = MIN, I _I = -12 mA			-1.5			-1.5	V
VOH	High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OH} = -800 μA	2.4	3.4		2.4	3.4		v
VOL	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = 16 mA		0,2	0.4		0.2	0.4	v
11	Input current at maximum input voltage	VCC = MAX, V1 = 5.5 V	100		1			1	mA
ин	High-level input current	VCC = MAX, V1 = 2.4 V		-1100	40	12/1//		40	μА
IL	Low-level input current	VCC = MAX, V1 = 0.4 V		-	-1.6			-1.6	mA
los	Short-circuit output current \$	VCC = MAX	-20		-57	-18		-57	mA
lcc	Supply current	VCC = MAX, See Table Below		90	127		90	127	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

TEST CONDITIONS FOR ICC (ALL OUTPUTS ARE OPEN)

TYPE	APPLY 4.5 V	FIRST GROUND, THEN APPLY 4.5 V	GROUND
SN54198, SN74198	Serial Input, So, S1	Clock	Clear, Inputs A thru H
SN54199, SN74199	J, K, Inputs A thru H	Clock	Clock inhibit, Clear, Shift/Load



[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C § Not more than one output should be shorted at a time.

SN54198, SN54199, SN74198, SN74199 8-BIT SHIFT REGISTERS

switching characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax	Maximum clock frequency		25	35		MHz
22000	Propagation delay time, high-to- low-level output from clear	$C_1 = 15 pF$, $R_L = 400 \Omega$,		23	35	ns
1PHL	Propagation delay time, high-to- low-level output from clock	See Figure 1		20	30	ns
tPLH	Propagation delay time, low-to- high-level output from clock	770		17	26	ns

2 TTL Devices

Texas VI POST OFFICE BOX 655012 . DALLAS, TEXAS 75265


PARAMETER MEASUREMENT INFORMATION

SN54198, SN74198 TEST TABLE FOR SYNCHRONOUS INPUTS


	S	N54199,	SN74199	
TEST	TABLE	FOR SY	NCHRONOUS	INPUTS

DATA INPUT	S1	so	(SEE NOTE E)
A	4.5 V	4.5 V	Q _A at t _{n+1}
В	4.5 V	4.5 V	QB at 1n+1
C	4.5 V	4.5 V	OC at tn+1
D	4.5 V	4.5 V	QD at tn+1
E	4.5 V	4.5 V	OE at tn+1
F	4.5 V	4.5 V	QF at tn+1
G	4.5 V	4.5 V	QG at tn+1
н	4.5 V	4.5 V	QH at tn+1
L Serial Input	4.5 V	0 V	QA at tn+8
R Serial Input	ov	4.5 V	QH at tn+8

FOR TEST	SHIFT/LOAD	(SEE NOTE E)
Α	0 V	Q _A at t _{n+1}
В	0 V	QB at tn+1
C	0 V	QC at tn+1
D	0 V	QD at tn+1
E	0 V	QE at tn+1
F	0 V	QF at tn+1
G	ov	QG at tn+1
н	0 V	QH at tn+1
J and K	4.5 V	QH at tn+8



LOAD FOR OUTPUT UNDER TEST



- **VOLTAGE WAVEFORMS**
- NOTES: A. The clock pulse has the following characteristics: tw(clock) * 20 ns and PRR 1 MHz. The clear pulse has the following characteristics: tw(clear) * 20 ns and thold = 0 ns. When testing t_{max}, vary the clock PRR
 - B. C_L includes probe and jig capacitance.
 C. All diodes are 1N3064.

 - D. A clear pulse is applied prior to each test.
 E. Propagation delay times (tplH and tpHL) are measured at t_{n+1}. Proper shifting of data is verified at t_{n+8} with a functional test.
 - tn bit time before clocking transition
 - t_{n+1} = bit time after one clocking transition t_{n+8} = bit time after eight clocking transitions

FIGURE 1

