

SN5472, SN54H72, SN54L72, SN7472, SN74H72

AND-Gated J-K Master-Slave Flip-Flops with Preset and Clear

These J-K flip-flops are based on the master-slave principle and each has AND gate inputs for entry into the master section which are controlled by the clock pulse. The clock pulse also regulates the state of the coupling transistors which connect the master and slave sections. Logical state of J and K inputs must not be allowed to change when the clock pulse is in a high state. The SN5472, SN54H72, and the SN54L72 are characterized for operation over the full military temperature range of -55°C to 125°C while the SN7472 and the SN74H72 are characterized for operation from 0°C to 70°C.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

- Package Options Include Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These J-K flip-flops are based on the master-slave principle and each has AND gate inputs for entry into the master section which are controlled by the clock pulse. The clock pulse also regulates the state of the coupling transistors which connect the master and slave sections. The sequence of operation is as follows:

- 1. Isolate slave from master
- 2. Enter information from AND gate inputs to master
- 3. Disable AND gate inputs
- 4. Transfer information from master to slave

Logical state of J and K inputs must not be allowed to change when the clock pulse is in a high state.

The SN5472, SN54H72, and the SN54L72 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN7472 and the SN74H72 are characterized for operation from 0°C to 70°C.

FUNCTION TARKE

	INP	99-1-0	OUT	PUTS		
PRE	CLR	CLK	J	K	Q	ā
L	н	X	×	X	н	L
H	L	×	×	×	L	н
L	L	×	×	×	HT	H1
H	н	T	L	L	Q ₀	\overline{a}_0
H	н	л	н	L	н	L
н	н	л	L	н	L	н
H	н	J	н	н	TOG	GLE

 $^{^{\}dagger}$ This configuration is nonstable; that is, it will not persist when either preset or clear returns to its inactive (high) level.

SN5472, SN54H72, SN54L72 . . . J PACKAGE SN7472, SN74H72 . . . J OR N PACKAGE

TYPES SN5472, SN54H72, SN54L72,

(TOP VIEW)


NC C	1	U14	bvc
CLR	2	13	PRE
J1 🗆	3	12	CLK
J2 🗆	4	11	□ K3
J3 🗆	5	10] K2
ō۲	6	9	K1
GND	7	8	Ja

SN5472, SN54H72 . . . W PACKAGE (TOP VIEW)

K1 C	1	14	h	КЗ
CLK	2	13		K2
PRE	3	12	5	Q
Vcc C	4	11		GND
CLR	5	10		ā
NC [6	9		J3
J1 [7	8		J2

NC - No internal connection

logic symbol



Pin numbers shown are for J and N packages.

positive logic


$$J = J1 \cdot J2 \cdot J3$$


$$K = K1 \cdot K2 \cdot K3$$





TYPES SN5472, SN54H72, SN54L72, SN7472, SN74H72 AND-GATED J-K MASTER-SLAVE FLIP-FLOPS WITH PRESET AND CLEAR


TTL DEVICES














absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note	1)	7 V
Input voltage		E E 1/
Operating free-air temperature:	SN54'	-55°C to 125°C
	SN74'	0°C to 70°C
Storage temperature range	***************************************	-65°C to 150°C
NOTE 1: Voltage values are with respect to		

'H72

'L72

TYPES SN5472, SN7472 AND-GATED J-K MASTER-SLAVE FLIP-FLOPS WITH PRESET AND CLEAR

recommended operating conditions

				SN547	2		SN7472		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.75	5	5.25	٧
VIH	High-level input voltage	720	2			2			V
VIL	Low-level input voltage			-000	8.0			8.0	V
ЮН	High-level output current	0		- 0.4			- 0.4	mA	
IOL	Low-level output current				16			16	mA
		CLK high	20		_	20			
tw	Pulse duration	CLK low	47			47			ns
0.00		PRE or CLR	25	-01		25			1
tsu	Input setup time before CLK1	50	0	502		0			ns
t _h	Input hold time data after CLK I		0			0	5.000	12.0	ns
TA	Operating free-air temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DA	RAMETER	TEST CONDITIONS †	SN5472	SN7472		
	HAMETER	TEST CONDITIONS	MIN TYPT MAX	MIN TYP MAX	רומט	
VIK		V _{CC} = MIN, I ₁ = -12 mA	1.5	- 1.5	V	
v _{OH}		$V_{CC} = MIN$, $V_{1H} = 2 V$, $V_{1L} = 0.8 V$, $I_{OH} = -0.4 \text{ mA}$	2.4 3.4	2.4 3.4	٧	
VOL		V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = 16 mA	0.2 0.4	0.2 0.4	v	
11		V _{CC} - MAX, V _I = 5.5 V	1	1	mA	
Чн	Jor K	VMAY V 24V	40	40	72	
HIL	All other	V _{CC} = MAX. V ₁ - 2.4 V	80	80	μА	
No.	J or K	V MAY V - 0.1 V	-1.6	-1.6		
IL	All other	V _{CC} = MAX, V ₁ = 0.4 V	- 3.2		mA	
loss		V _{CC} = MAX	- 20 - 57	-18 -57	mA	
lcc		V _{CC} = MAX, See Note 2	10 20	10 20	mA	

- T For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡ All typical values are at $V_{CC} = 5 \text{ V}$, $T_{A} = 25^{\circ}\text{C}$. § Not more than one output should be shorted at a time.

- NOTE 2: With all outputs open, ICC is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax				15	20		MHz
^T PLH	PRE or CLR	Q or \overline{Q}			16	25	ns
TPHL		Q or Q	$R_L = 400 \Omega$, $C_L = 15 pF$	800	25	40	ns
[†] PLH		Q or $\widetilde{\Omega}$			16	25	ns
[†] PHL		u or u			25	40	ns

NOTE 3: See General Information Section for load circuits and voltage waveforms.



TYPES SN54H72, SN74H72 AND-GATED J-K MASTER-SLAVE FLIP-FLOPS WITH PRESET AND CLEAR

recommended operating conditions

				SN54H7	2	SN74H72			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.75	5	5,25	V
v_{IH}	High-level input voltage		2			2	_	0,2,0	V
VIL	Low-level input voltage		1		8.0	-		0.8	v
ЮН	High-level output current			- 0.5	_		- 0.5		
OL	Low-level output current		-	_	20		-12		mA
-		CLKPIT	-					20	mA
	: 2000 000 200 000 000 000 000 000 000 0	CLK high	12			12			
tw	Pulse duration	CLK low	28			28			ns
		CLR or PRE	16			16			10.00
t _{su}	Setup time, before CLK 1	data high or low	0		5-52-5-517	0			ns
th	Hold time-data after CLK i		0			0		-	-
TA	Operating free-air temperature		- 55		125	-	_		ns
			- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS †	SN54H72	SN74H72		
/0001000000000000000000000000000000000	TEST SONS TIONS	MIN TYP\$ MAX	MIN TYP\$ MAX	UNIT	
VIK	V _{CC} = MIN, I ₁ = -8 mA	-1.5	- 1.5	V	
V _{OH}	$V_{CC} = MIN$, $V_{IH} = 2 V$, $V_{IL} = 0.8 V$, $I_{OH} = -0.5 \text{ mA}$	2.4 3.4	2.4 3.4	v	
VOL	$V_{CC} = MIN$, $V_{IH} = 2 V$, $V_{IL} = 0.8 V$, $I_{OL} = 20 \text{ mA}$	0.2 0.4	0.2 0.4	v	
11	V _{CC} = MAX, V _I = 5.5 V	1	1	mA	
J, K or CLK	V _{CC} = MAX, V ₁ = 2.4 V	50	50		
PRE or CLR	*CC **********************************	100	100	μА	
J, K or CLR	V _{CC} = MAX, V ₁ = 0.4 V	-2	-2	9	
PRE or CLR*	VCC 111AA, V - 0.4 V	-4	-4	mA	
los §	V _{CC} = MAX	40 100	-40 -100	mA	
lcc	V _{CC} = MAX, See Note 2	16 25	16 25	mA	

- t For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 ‡ All typical values are at V_{CC} = 5 V, T_A = 25°C.

 § Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

 ‡ Clear is tested with preset high and preset is tested with clear high.

 NOTE 2: With all outputs open, I_{CC} is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is arounded.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ} \text{C}$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax				25	30		MHz
tPLH .	PRE or CLR	Q or Q			6	13	ns
¹ PHL		Q Or Q	$R_L = 280 \Omega$, $C_L = 25 pF$		12	24	ns
tPLH .	CLK	Q or \overline{Q}			14	21	ns
^t PHL	CLK	u or u		1	22	27	ns

NOTE 3: See General Information Section for load circuits and voltage waveforms.

TYPE SN54L72 AND-GATED J-K MASTER-SLAVE FLIP-FLOPS WITH PRESET AND CLEAR

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage	-	4.5	5	5.5	٧
High-level input voltage		2			٧
Law level input voltage	Clock input			0.6	v
Low-level input voltage	All other inputs			0,7	v
High-level output current	•			- 0.1	mA
Low-level output current		T		2	mA
Pulse duration	CLK high or low	200			
Pulse duration	PRE or CLR low	100			ns
Setup time before CLK †		0			ns
Hold time, data after CLK ↓		0			ns
Operating free-air temperature		- 55		125	°c
	High-level input voltage Low-level input voltage High-level output current Low-level output current Pulse duration Setup time before CLK † Hold time, data after CLK ↓	High-level input voltage Low-level input voltage Clock input All other inputs High-level output current Low-level output current Pulse duration CLK high or low PRE or CLR low Setup time before CLK 1 Hold time, data after CLK ↓	Supply voltage	Supply voltage	Supply voltage

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAI	RAMETER		TES	TCONDITIONS	†	MIN	TYP‡	MAX	UNIT
Voн		V _{CC} = MIN,	V _{IH} = 2 V,	VIL = MAX,	I _{OH} = - 0.1 mA	2.4	3.3		V
VOL		V _{CC} = MIN,	V _{IH} = 2 V,	VIL = MAX,	I _{OL} = 2 mA		0.15	0.3	V
	J or K	V _{CC} = MAX,	V E E V					0.1	mA
ч	All other	ACC - MINY	V - 5.5 V					0.2	l ma
-	J or K							10	
Ън	PRE or CLR	V _{CC} = MAX,	$V_1 = 2.4 \text{ V}$					20	μА
	CLK							- 200	
	J or K	V MAY	V =0.2.V			L		- 0.18	^
IJĽ	All other	V _{CC} = MAX,	VI = 0.3 V					− 0.36	mA
los		V _{CC} = MAX				-3		- 15	mA
lcc		V _{CC} = MAX,	See Note 2				0.76	1.44	mA.

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		MIN	TYP	MAX	UNIT
f _{max}					2.5	3		MHz
^t PLH	PRE or CLR	Q or Q				35	75	ns
tPHL	PRE or CLR (CLK high)	ā or a	R _L = 4 kΩ, C _L = 50 pF	C _L = 50 pF		60	150	ns
	PRE or CLR (CLK low)						200	
^t PLH	CLK	QorQ		10	35	75	ns	
^t PHL					10	60	150	ns

NOTE 3: See General Information Section for load circuits and voltage waveforms.

[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

NOTE 2: With all outputs open, I_{CC} is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded.