

SN5495A, SN54LS95B, SN7495A, SN74LS95B

4-Bit Parallel-Access Shift Registers

These 4-bit registers feature parallel and serial inputs, parallel outputs, mode control, and two clock inputs. The registers have three modes of operation: Parallel (broadside) load, shift right (the direction Q_A toward Q_D), and shift left (the direction Q_D toward Q_A). Parallel loading is accomplished by applying the four bits of data and taking the mode control input high. The data is loaded into the associated flip-flops and appears at the outputs after the high-to-low transition of the clock-2 input. During loading, the entry of serial data is inhibited.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - · Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

SN5495A, SN54LS95B, SN7495A, SN74LS95B 4-BIT PARALLEL-ACCESS SHIFT REGISTERS

MARCH 1974 - REVISED MARCH 1988

SIII.	TYPICAL MAXIMUM	TYPICAL
TYPE	CLOCK FREQUENCY	POWER DISSIPATION
'95A	36 MHz	195 mW
'LS95B	36 MHz	65 mW


description

These 4-bit registers feature parallel and serial inputs, parallel outputs, mode control, and two clock inputs. The registers have three modes of operation:


Parallel (broadside) load Shift right (the direction QA toward QD) Shift left (the direction QD toward QA)

Parallel loading is accomplished by applying the four bits of data and taking the mode control input high. The data is loaded into the associated flip-flops and appears at the outputs after the high-to-low transition of the clock-2 input. During loading, the entry of serial data is inhibited.

Shift right is accomplished on the high-to-low transition of clock 1 when the mode control is low; shift left is accomplished on the high-to-low transition of clock 2 when the mode control is high by connecting the output of each flip-flop to the parallel input of the previous flip-flop (QD to input C, etc.) and serial data is entered at input D. The clock input may be applied commonly to clock 1 and clock 2 if both modes can be clocked from the same source. Changes at the mode control input should normally be made while both clock inputs are low; however, conditions described in the last three lines of the function table will also ensure that register contents are protected. SN5495A, SN54LS95B . . . J OR W PACKAGE SN7495A . . . N PACKAGE SN74LS95B . . . D OR N PACKAGE (TOP VIEW)



SN54LS95B . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

FUNCTION TABLE

	INPUTS									PUTS	
MODE	CLO	CLOCKS PARALLEL			٥.	0-	0-	0-			
CONTROL	2 (L)	1 (R)	SERIAL	A	В	С	D	Q _A	αB	αc	ΦĐ
н	н	X	X	×	×	х	×	QAO	Q _{BO}	QCO	QDO
н		X	X	а	ь	С	ď	8	b	C	d
н	1	×	×	QBt	QC†	QD†	d	QBn	Q _{Cn}	QDn	d
L	L	н	×	x	×	×	×	QAO	OBO	QCO	QDO
L	×	1	н	×	×	×	×	н	QAn	QBn	QCr
L	x	1	L	×	×	×	×	L	QAn	QBn	QCr
t	L	L	×	×	×	×	×	QAO	QBO	aco	QDO
1	L	L	×	×	×	×	×	QAO	QBO	aco	QDO
į.	L	н	×	×	×	×	×	QAO	QBO	QC0	QDO
t	н	L	×	×	×	×	×	QAO	QBO	QCO	QDO
t	н	н	×	×	×	X	×	QAO	Q _{BO}	QC0	apo


†Shifting left requires external connection of Ω_B to A, Ω_C to B, and Ω_D to C. Serial data is entered at input D. H = high level (steady state), L = low level (steady state), X = irrelevant (any input, including transitions)

1 = transition from high to low level, 1 = transition from low to high level


a, b, c, d = the level of steady state input at inputs A, B, C, or D, respectively.

QAO, QBO, QCO, QDO * the level of QA, QB, QC, or QD, respectively, before the indicated steady state input conditions were established.

QAn, QBn, QCn, QDn = the level of QA, QB, QC, or QD, respectively, before the most-recent ‡ transition of the clock.









[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

logic diagram (positive logic)

TTL Devices




schematics of inputs and outputs





'LS95B

'LS95B

'LS95B







absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	SN54'	SN54LS'	SN74'	SN74LS'	UNIT	
Supply voltage, V _{CC} (see Note 1)	7	7	7	7	V	
Input voltage	5.5	7	5.5	7	V	
Interemitter voltage (see Note 2)	5.5		5.5		V	
Operating free-air temperature range	- 55	- 55 to 125		to 70	°C	
Storge temperature range	- 65	- 65 to 150		-65 to 150		

- NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.
 - 2. This is the voltage between two emitters of a multiple-emitter input transistor. This rating applies between the clock-2 input and the mode control input of the '95A.

recommended operating conditions

		SN5495	A		Α	UNIT	
	MIN	NOM	MAX	MIN	NOM	MAX	Civi
	4.5	5	5.5	4.75	5	5.25	V
Supply voltage, VCC		-	-800	1		-800	μА
High-level output current, IOH			16	-	-	16	mA
Low-level output current, IOL				-		25	MHz
Clock frequency, fclock	0		25	0		25	ns
Width of clock pulse, tw(clock) (See Figure 1)	20			20			-
Setup time, high-level or low-level data, t _{su} (See Figure 1)	15			15			ns
Hold time, high-level or low-level data, th (See Figure 1)	0			0			ns
Time to enable clock 1, t _{enable} 1 (See Figure 2)	15			15			ns
Time to enable clock 1, tenable 1 (665 Figure 2)	15			15			ns
Time to enable clock 2 (See Figure 2)	5			5			ns
Time to inhibit clock 1, tinhibit 1 (See Figure 2)	5			5			ns
Time to inhibit clock 2, tinhibit 2 (See Figure 2)				+		70	°c
Operating free-air temperature, TA	-55		125	0		70	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		SN54		SN5495A			SN7496A			
			TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP‡	MAX	UNI	
				2			2			٧	
VIH_	High-level input vol				73.7	0.8			0.8	V	
VIL	Low-level input volt	age	10.0	-		-1.5	1		-1.5	V	
VIK	Input clamp voltage		VCC = MIN, 11 = -12 mA	-		-1.5	-			-	
Voн	High-level output vo	oltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, 1 _{OH} = -800 μA	2.4	3.4		2.4	3.4		٧	
VOL	Low-level output vo	oltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = 16 mA		0.2	0.4		0.2	0.4	v	
l _t	Input current at maximum input vol	tage	V _{CC} = MAX, V _I = 5.5 V			1			1	mA	
	High-level	Serial, A, B, C, D, Clock 1 or 2	VCC = MAX, V1 = 2.4 V			40			40	μΑ	
ΙΗ	input current Mode control	H			80			80			
	Low-level	Serial, A, B, C, D, Clock 1 or 2	VCC = MAX, VI = 0.4 V			-1.6			-1.6	m.A	
11L	input current		1 ***			-3.2			-3.2		
		Mode control		-18		-57	-18		-57	mA	
los	Short-circuit output current§		V _{CC} = MAX	10		63		39	63		
Icc	Supply current		VCC = MAX, See Note 3	1	39	63		39	- 03	1	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Maximum clock frequency		25	36	27 32	MHz
IIIOA	Propagation delay time, low-to-high-level output from clock	- C _L = 15 pF, R _L = 400 Ω,		18		ns
tPLH	Propagation delay time, low-to-right-level output from clock	See Figure 1				ns
TPHL	Propagation delay time, high-to-low-level output from clock					

[‡] All typical values are at V_{CC} = 5 V, T_A = 25 °C.

[§] Not more than one output should be shorted at a time.

NOTE 3: ICC is measured with all outputs and serial input open; A, B, C, and D inputs grounded; mode control at 4.5 V; and a momentary 3 V, then ground, applied to both clock inputs.

SN54LS95B, SN74LS95B 4-BIT PARALLEL-ACCESS SHIFT REGISTERS

recommended operating conditions

	SI	SN54LS95B			LS95B SN74LS95B		
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-400			-400	μА
Low-level output current, IOL		sero sovie	4		-00150	8	mA
Clock frequency, fclock	0		25	0		25	MHz
Width of clock pulse, tw(clock) (see Figure 1)	20			20			ns
Setup time, high-level or low-level data, t _{su} (see Figure 1)	20			20			ns
Hold time, high-level or low-level data, th (see Figure 1)	20			10			ns
Time to enable clock 1, tenable 1 (see Figure 2)	20			20			ns
Time to enable clock 2, tenable 2 (see Figure 2)	20	5 TUSAS	9 7 8	20		86-5	ns
Time to inhibit clock 1, tinhibit 1 (see Figure 2)	20			20			ns
Time to inhibit clock 2, tinhibit 2 (see Figure 2)	20			20			nş
Operating free-air temperature, TA	-55	1	125	0		70	°c

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST COMPLETIONS		SN54LS95B			SI			
		TEST CO	TEST CONDITIONS [†]		TYP#	MAX	MIN	TYP	MAX	רומט
V_{IH}	High-level input voltage			2			2			V
VIL	Low-level input voltage	2:012-002-002-002-00	NO. 14 P. 15			0.7			0.8	V
VIK	Input clamp voltage	VCC = MIN,	I ₁ '= -18 mA			-1.5			-1.5	V
v _{OH}	High-level output voltage	V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{IH} = 2 V, I _{OH} = -400 μA	2.5	3.4		2.7	3.4		V
	Low-level output voltage	V _{CC} = MIN,	IOL = 4 mA		0.25	0.4		0.25	0.4	
VOL		VIH = 2 V, VIL = VIL max	I _{OL} = 8 mA		****	9		0.35	0.5	\ \
կ	Input current at maximum input voltage	V _{CC} = MAX,	V ₁ = 7 V			0.1			0.1	mA
ΉΗ	High-level input current	V _{CC} = MAX,	V _I = 2.7 V			20			20	μА
ΊL	Low-level input current	V _{CC} = MAX,	V ₁ = 0.4 V			-0.4			-0.4	mA
los	Short-circuit output current §	V _{CC} = MAX		-20		-100	-20		-100	mA
Icc	Supply current	VCC = MAX,	See Note 3		13	21		13	21	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax	Maximum clock frequency	0 - 15-5 B - 310	25	36		MHz
TPLH	Propagation delay time, low-to-high-level output from clock	CL = 15 pF, RL = 2 ks2,		18	27	ns
tPHL.	Propagation delay time, high-to-low-level output from clock	See Figure 1		21	32	ns




 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.


[§] Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 3: I_{CC} is measured with all outputs and serial input open; A, B, C, and D inputs grounded; mode control at 4.5 V; and a momentary 3 V, then ground, applied to both clock inputs.

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT



- NOTES: A. Input pulses are supplied by a generator having the following characteristics: $t_f \le 10$ ns. $t_f \le 10$ ns. and $Z_{out} \approx 50$ Ω . For the data pulse generator, PRR = 500 kHz; for the clock pulse generator, PRR = 1 MHz. When testing f_{max} , vary PRR. For '95A, $t_{w(data)} \ge 20$ ns, $t_{w(clock)} \ge 15$ ns. For 'LS95B, $t_{w(data)} \ge 20$ ns. $t_{w(clock)} \ge 15$ ns.
 - B. C_L includes probe and jig capacitance.
 - C. All diodes are 1N3064 equivalent.
 - D. For '95A, $V_{ref} = 1.5 \text{ V}$; for 'LS95B, $V_{ref} = 1.3 \text{ V}$.

VOLTAGE WAVEFORMS FIGURE 1-SWITCHING TIMES

PARAMETER MEASUREMENT INFORMATION



NOTES: A. Input is at a low level.

B. For '95A, $V_{ref} = 1.5 \text{ V}$; for 'LS958, $V_{ref} = 1.3 \text{ V}$.

VOLTAGE WAVEFORMS FIGURE 2-CLOCK ENABLE/INHIBIT TIMES