

SN54H78, SN54L78, SN54LS78A, SN74H78, SN74LS78A

Dual J-K Flip-Flops

The 'H78 and 'L78 contain two J-K flip-flops with individual J-K, preset inputs, and common clock and common clear inputs. The 'H78 and 'L78 are positive pulse-triggered flip-flops. J-K input is loaded into the master while the clock is high and transferred to the slave on the high-to-low transition. For these devices the J and K inputs must be stable while the clock is high.

The 'LS78A contain two negative-edge-triggered flip-flops with individual J-K, preset inputs, and common clock and common clear inputs. The logic levels at the J and K inputs may be allowed to change while the clock pulse is high and the flip-flop will perform according to the function table as long as minimum setup and hold times are observed. The preset and clear are asynchronous active low inputs. When low they override the clock and data inputs forcing the outputs to the steady state levels.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

TYPES SN54	H78, SN54L78, SN54LS78A,
	SN74H78, SN74LS78A
DUAL J-K FLIP-FLOPS WITH PRESET, COMMON CLOC	K, AND COMMON CLEAR
DOREO RTEN TEORO INTERNETO	REVISED DECEMBER 1983

- Package Options Include Plastic and . **Ceramic DIPs**
- Dependable Texas Instruments Quality and Reliability

description

The 'H78 and 'L78 contain two J-K flip-flops with individual J-K, preset inputs, and common clock and common clear inputs. The 'H78 and 'L78 are positive pulse-triggered flip-flops. J-K input is loaded into the master while the clock is high and transferred to the slave on the high-to-low transition. For these devices the J and K inputs must be stable while the clock is high.

The 'LS78A contain two negative-edge-triggered flipflops with individual J-K, preset inputs, and common clock and common clear inputs. The logic levels at the J and K inputs may be allowed to change while the clock pulse is high and the flip-flop will perform according to the function table as long as minimum setup and hold times are observed. The preset and clear are asynchronous active low inputs. When low they override the clock and data inputs forcing the outputs to the steady state levels as shown in the function table.

The SN54H78, SN54L78, and the SN54LS78A are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74H78 and the SN74LS78A are characterized for operation from 0°C to 70°C.

> FOR CHIP CARRIER INFORMATION. CONTACT THE FACTORY

SN54H78 ... J PACKAGE SN74H78 ... J OR N PACKAGE (TOP VIEW) U14 VCC 1KD

1003 120 CLR 1J04 110 2J 2005 100 2PRE 2006 90 CLK
2005 100 2PRE
Contraction Contraction Contraction
20 The DICIK
GND 7 8 2K

SN54L78 ... J PACKAGE SN54LS78A ... J OR W PACKAGE SN74LS78A ... D, J OR N PACKAGE

C	то	P VIEW)	
CLKC	1	U14	1K
1 PRE	2	13	10
1JC	3	12	110
Vcc	4	11	GND
CLRC	5	10	2J
2 PREC	6	9] 2 <u>0</u>
2K 🗋	2	8] 20

'H78, 'L78 FUNCTION TABLE

	IN	PUTS		2	OUTF	UTS
PRE	CLR	CLK	J	к	Q	ā
L	н	×	x	×	н	L
н	L	×	×	×	L	н
L	L	x	х	×	Ht	Ht
н	н	л	L	L	00	ā
н	н	л	н	L	н	L
н	н	л	L	н	L	н
н	н	л	н	н	TOGGLE	

3 **TTL DEVICES**

10794

	IN	PUTS			OUTP	UTS
PRE	CLR	CLK	J	к	٥	ā
L	н	х	х	х	н	L
н	L	×	x	x	L	н
L	L	×	x	x	HŤ	HT
н	н	4	L	L	00	ā
н	н	4	н	L	н	L
н	н	S 1	L	н	L	н
н	н	1	н	н	TOG	GLE
н	н	н	x	x	00	ā

t This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (high) level.


PRODUCTION DATA This document contains information current as of publication data. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




3-319

-----Tanan (i) -----

TYPES SN54H78, SN54L78, SN74H78 DUAL J-K FLIP-FLOPS WITH PRESET, COMMON CLOCK, AND COMMON CLEAR



'L78



.


M TTL DEVICES

TEXAS


3-320

S and

TYPES SN54H78, SN54L78, SN54LS78A, SN74H78, SN74LS78A DUAL J-K FLIP-FLOPS WITH PRESET, COMMON CLOCK, AND COMMON CLEAR





logic symbols



Pin numbers shown on logic notation are for D, J or N packages.

schematics of inputs and outputs





'L\$78A

s

1J

1K

TTL DEVICES

3

(13)

(12) 10

(8) 20


(9) 20

3-321

Ų TEXAS V INSTRUMENTS POST OFFICE BOX 225012 . DALLAS, TEXAS 75265

'H78

TYPE SN54H78, SN54L78, SN54LS78A, SN74H78, SN74LS78A DUAL J-K FLIP-FLOPS WITH PRESET, COMMON CLOCK, AND COMMON CLEAR



Texas Instruments POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

-

3-322

TYPES SN54H78, SN74H78 DUAL J-K FLIP-FLOPS WITH PRESET, COMMON CLEAR, AND COMMON CLOCK

recommended operating conditions

_				SN54H7	8	1	SN74H7	8	UNIT
			MIN	NOM	NOM MAX		NOM	MAX	
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2			2	1973		V
VIL	Low-level input voltage		1 223		0.8		5720	0.8	V
юн	High-level output current				- 0.5	ĺ	1.0	- 0.5	mA
IOL.	Low-level output current				20			20	mA
117		CLK high	12	1124		12			
tw	Pulse duration	CLK low	28			28			ns
8		CLR or PRE low	16			16			
t _{su}	Setup time before CLK 1	data high or low	0	<u> </u>		0			ns
th	Hold time-data after CLK 4		0			0	A2		ns
TA	Operating free-air temperature		- 55	1	125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

Ta ann				3		SN54H7	8		SN74H7	8	UNIT				
PARA	METER	TEST	CONDITIONS		MIN	TYPI	MAX	MIN	TYPI	MAX	UNIT				
VIK		V _{CC} = MIN,	11 = - 8 mA			8	- 1.5			- 1.5	v				
∨он		V _{CC} = MIN, I _{OH} = - 0.5 mA	V _{IH} = 2 V,	V _{IL} = 0.8 V,	2.4	3.4	5	2.4	3.4		v				
VOL		V _{CC} = MIN, I _{OL} = 20 mA	V _{IH} = 2 V,	V _{IL} = 0.8 V,		0.2	0.4		0.2	0.4	v				
11		V _{CC} = MAX,	V1 = 5.5 V				1			1	mA				
Чн	J or K						50			50					
	CLR	V _{CC} = MAX,	V1 = 2.4 V	V1 = 2.4 V	V1 = 2.4 V	V1 = 2.4 V	V1 = 2.4 V	K, V₁ = 2.4 V		1.0-1-0-0-		200			200
	PRE or CLK	1			100		100								
	J or K		0.002				- 2			- 2					
3	CLR*	1					- 8		- -	- 8	mA				
46	PRE*	V _{CC} = MAX,	V ₁ = 0.4 V				- 4			- 4	mA				
	CLK	1			- 4		- 4	4 – 4			l				
los§	Contraction of the second	V _{CC} = MAX			- 40		- 100	- 40		- 100	mA				
Icc		V _{CC} = MAX,	See Note 2	5.000		16	25		16	25	mA				

8

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. [‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$. §Not more than output should be shorted at a time, and the duration of the short circuit should not exceed one second.

*Clear is tested with preset high and preset is tested with clear high. NOTE 2: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement, the clock input is grounded.

switching characteristics, V_{CC} = 5 V, T_A = 25°C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	түр	мах	UNIT
f _{max}				25	30		MHz
UPLH					6	13	ns
tPHL	CLR or PRE		R ₁ = 280 Ω, C _L = 25 pF		12	24	ns
tPLH					14	21	ns
TPHL	CLK	Q or Q		-	22	27	ns

NOTE 3: See General Information Section for load circuits and voltage waveforms.



3-323

TYPE SN54L78 DUAL J-K FLIP-FLOPS WITH PRESET, COMMON CLOCK, AND COMMON CLEAR

recommended operating conditions

1

-			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	v
VIH			2			V
· 101		Clock input			0.6	v
VIL	H High-level output current	All other inputs				
юн	High-level output current				- 0.1	mA
OL	Low-level output current				2	mA
01		CLK high or low	200	100		1000
tw.	High-level input voltage Low-level input voltage High-level output current Low-level output current Pulse duration Setup time before CLK t Hold time-data after CLK 1	CLR or PRE low	100			ns
tsu	Setup time before CLK t		0	1.15		ns
th	Hold time-data after CLK 1		0			ns
TA	Operating free-air temperature		- 55		125	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TES	T CONDITIONS	1	MIN TYP	MAX	UNIT	
Voн		V _{CC} = MIN,	V _{1H} = 2 V,	VIL = MAX,	IOH = - 0.1 mA	2.4 3.	3	V	
VOL	0	VCC = MIN,	VIH = 2 V.	VIL = MAX,	IOL = 2 mA	0.1	5	V	
	J or K	or K			0,1				
ij.	PRE	VCC = MAX,	V1 = 5.5 V			0.2		mA	
	CLK or CLR						0.4		
J or K	J or K						10		
						μA			
н	IH PRE	VCC MAX,	$C = MAX$, $V_I = 2.4 V$			20			
	CLK					- 400	1		
	J or K					- 0.18			
IL	PRE	V _{CC} = MAX,	V1 = 0.3 V	2			- 0.36	mA	
12	CLK or CLR	5.55 State 5.55	Western - Headermont				- 0.72	1	
los		V _{CC} = MAX				- 3	- 15	mA	
ICC		VCC = MAX,	See Note 2			0.7	6 1.44	mA	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

For control of a single singl grounded.

switching characteristics, V_{CC} = 5 V, T_A = 25° C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST COND	TEST CONDITIONS				UNIT
f _{max}			1202		2.5	3		MHz
TPLH	PRE or CLR	Qora	$R_L = 4 k\Omega$, $C_L = 50 pF$			35	75	ns
	PRE or CLR (CLK high)	a or Q		C. = 50 o 5		60	150	ns
TPHL	PRE or CLR (CLK low)	d or u				200	113	
TPLH		0. 7			10	35	75	
TPHL	CLK	Q or Q			10	60	150	ns

NOTE 3: See General Information Section for load circuits and voltage waveforms.

3-324

3

TTL DEVICES



TYPES SN54LS78A, SN74LS78A DUAL J-K FLIP-FLOPS WITH PRESET, COMMON CLOCK, AND COMMON CLEAR

recommended operating conditions

			S	N54LS7	8A	SI	174LS7	BA		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.75	V	
VIH	High-level input voltage		2			2			V	
VIL	Low-level input voltage			23	0.7	1		0.8	V	
юн	High-level output current				-0.4	SHUDDE	0.0 10000000000	- 0.4	mA	
IOL	Low-level output current				4			8	mA	
fclock	Clock frequency		0		30	0	1945-n 1943	30	MHz	
3	D de desertes	CLK high	20	S		20	-1122		ns	
tw	Pulse duration	PRE or CLR low	25			25			ris i	
12-21		data high or low	20	2007 1		20			ns	
t _{su}	Setup time before CLK 1	PRE or CLR inactive	20			20			ns	
1h	Hold time-data after CLK i		0			0			ns	
TA	Operating free-air temperature	13550C 11	- 55		125	0	31100-0	70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS!		S	SN54LS78A			SN74LS78A			
		TEST CONDITIONS [†]			MIN	TYP‡	MAX	MIN	TYP\$	MAX	UNIT
VIK	2042Cerra	V _{CC} = MIN,	11 = 18 mA				- 1.5			- 1.5	v
∨он		V _{CC} = MIN, I _{OH} = - 0.4 mA	V _{1H} = 2 V,	V _{IL} = 0.7 V,	2.5	3.4					v
		V _{CC} = MIN, I _{OH} = 0.4 mA	V _{IH} = 2 V,	V _{IL} = 0.8 V,				2.7	3.4		
VOL		V _{CC} = MIN, I _{OL} = 4 mA	VIL = MAX,	V _{IH} = 2 V,		0.25	0.4		0.25	0.4	. v
		V _{CC} = MIN, I _{OL} = 8 mA	VIL = MAX,	V _{IH} = 2 V,					0.35	0.5	
ų	J or K	V _{CC} = MAX,			0.00010		0.1			0.1	
	CLR		V ₁ = 7 V		1		0.6			0.6	mA
	PRE						0.3			0.3	
	CLK						0.8			0.8	
Чн	J or K	V _{CC} = MAX,	V ₁ = 2.7 V				20			20	
	CLR				50000		120			120	μA
	PRE				_		60			60	
	CLK		10				160			160	
կլ	J or K	V _{CC} = MAX,					- 0.4 - 0.4				
	CLR		V ₁ = 0.4 V				- 1.6			- 1.6	mA
	PRE						- 0.8			- 0.8	
	CLK						- 1.6	201000	20102	- 1.6	
los§		V _{CC} = MAX,	See Note 4		- 20		- 100	- 20		- 100	mA
ICC		VCC = MAX,	See Note 2	0700 502		4	6		4	6	mA

t For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$. § Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. NOTE 2: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement, the clock input is

(ROTE 2: White state output by the state commutation can be caused by shorting an output to ground, an equivalent test may be performed with V₀ = 2.25 V and 2.125 V for the 54 family and the 74 family, respectively, with the minimum and maximum limits reduced to one half of their stated values.



3-325

TYPES SN54LS78A, SN74LS78A DUAL J-K FLIP-FLOPS WITH PRESET, COMMON CLOCK, AND COMMON CLEAR

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS			түр	мах	UNIŤ
fmax					30	45		MHz
^t PLH	PRE, CLR or CLK	$Q \text{ or } \overline{Q}$	RL = 2 kΩ,	CL = 15 pF		15	20	ns
tPHL	FRE, CEN OF CER	aora				15	20	ńs

NOTE 3: See General Information Section for load circuits and voltage waveforms.

M TTL DEVICES

TEXAS

3-326

.