

# SN54HC377, SN54HC378, SN54HC379 SN74HC377, SN74HC378, SN74HC379

Octal, Hex, and Quad D-Type Flip-Flops with Clock Enable

These circuits are positive-edge-triggered D-type flip-flops with an enable input. The 'HC377, 'HC378, and 'HC379 devices are similar to 'HC273, 'HC174, and 'HC175 respectively, but feature a latched clock enable ( $\overline{G}$ ) instead of a common clear.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse if  $\overline{G}$  is low. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output. The circuits are designed to prevent false clocking by transitions at the  $\overline{G}$  input.

Rochester Electronics Manufactured Components Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.	<ul> <li>Quality Overview</li> <li>ISO-9001</li> <li>AS9120 certification</li> <li>Qualified Manufacturers List (QML) MIL-PRF-38535</li> <li>Class Q Military</li> <li>Class V Space Level</li> <li>Qualified Suppliers List of Distributors (QSLD)</li> <li>Rochester is a critical supplier to DLA and meets all industry and DLA standards.</li> </ul>
Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.	Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

- 'HC377 and 'HC378 Contain Eight and Six Flip-Flops, Respectively, with Single-Rail Outputs
- 'HC379 Contains Four Flip-Flops with Double-Rail Outputs
- Clock Enable Latched to Avoid False Clocking
- Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

### description

These circuits are positive-edge-triggered D-type flip-flops with an enable input. The 'HC377, 'HC378, and 'HC379 devices are similar to 'HC273, 'HC174, and 'HC175 respectively, but feature a latched clock enable ( $\overline{G}$ ) instead of a common clear.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse if  $\overline{G}$  is low. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output. The circuits are designed to prevent false clocking by transitions at the  $\overline{G}$  input.

The SN54HC377, SN54HC378, and SN54HC379 are characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN74HC377, SN74HC378, and SN74HC379 are characterized for operation from -40 °C to 85 °C.

SCLS202 – D2684, DECEMBER 1982 – REVISED JUNE 1989
SN54HC377 J PACKAGE SN74HC377 DW OR N PACKAGE (TOP VIEW)
$\overline{G} \begin{bmatrix} 1 \\ 2 \\ 2 \end{bmatrix} V_{CC}$ $10 \begin{bmatrix} 2 \\ 19 \end{bmatrix} 80$ $10 \begin{bmatrix} 3 \\ 18 \end{bmatrix} 80$
$ \begin{array}{c} 2D \\ 2D \\ 4 \\ 17 \\ 7D \\ 2Q \\ 5 \\ 16 \\ 7Q \\ 3Q \\ 6 \\ 15 \\ 6Q \end{array} $
3D 7 14 6D 4D 8 13 5D 4Q 9 12 5Q GND 10 11 CLK
SN54HC377 FK PACKAGE (TOP VIEW)
2D 4 18 8D 2Q 5 17 7D 3Q 6 16 7Q
3D ] 7 15 [ 6Q 4D ] 8 14 [ 6D 9 10 11 12 13
40 GND 50 50
SN54HC378 J PACKAGE SN74HC378 D OR N PACKAGE (TOP VIEW)
$   \overline{G} \[ 1 \] 16 \] V_{CC}   10 \[ 2 \] 15 \] 60   10 \[ 3 \] 14 \] 6D $
2D 4 13 5D 2Q 5 12 5Q 3D 6 11 4D 3Q 7 10 4Q
GND 8 9 CLK SN54HC378 FK PACKAGE
2D ] 5 17 ] 5D NC ] 6 16 ] NC
3D 8 14 4D

NC-No internal connection

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1989, Texas Instruments Incorporated

SCLS202 - D2684, DECEMBER 1982 - REVISED JUNE 1989

SN54HC379 J PACKAGE SN74HC379 D, J, OR N PACKAGE									
(TOP VIEW)									
G	1 (	J 16							
10[ 10[	2 3	15 14	]4Q ]4Q						
1D 🗌	4	13	]4D						
2D 🗌	5	12	]3D						
20	6	- 11	<u>]</u> 30						
20	7	10	]30						
GND	8	9	]clk						

### 'HC377 logic symbol<sup>†</sup>

1




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DW, J, and N packages.

### FUNCTION TABLE (EACH FLIP-FLOP)


	INPUTS	OUTPUT	
G	CLOCK	Q	
н	х	Х	Q <sub>0</sub>
Ł	1	н	н
L	Ť	L	L
х	L	х	Q <sub>0</sub>

H = high level, L = low level, X = irrelevant



NC-No internal connection

### 'HC377 logic diagram (positive logic)




Pin numbers shown are for DW, J, and N packages.



SCLS202 - D2684, DECEMBER 1982 - REVISED JUNE 1989


## 'HC378 logic symbol<sup>†</sup>



#### FUNCTION TABLE (EACH FLIP-FLOP)

	INPUTS	OUTPUT	
G	CLOCK	Q	
н	х	Х	Q <sub>0</sub>
L	t	н	н
Ľ	+	L	L Ì.
х	L	х	00

## 'HC379 logic symbol<sup>†</sup>




### FUNCTION TABLE (EACH FLIP-FLOP)

INPUTS			OUT	PUTS	
G	CLOCK	DATA	Q	ā	
Н	X	Х	00	āo	
L.	t	н	н	L	
Ł	t	L	L	н	
х	L	x	QO	āo	


<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers are for D, J, and N packages.

## 'HC378 logic diagram (positive logic)



## 'HC379 logic diagram (positive logic)





SCLS202 - D2684, DECEMBER 1982 - REVISED JUNE 1989

## absolute maximum ratings over operating free-air temperature range<sup>†</sup>

Supply voltage, VCC0.5 V to 7 V
Input clamp current, I <sub>I</sub> K (VI < 0 or VI > V <sub>CC</sub> ) $\pm 20$ mA
Output clamp current, $I_{OK}$ (VO < 0 or VO > VCC ±20 mA
Continuous output current, IO (VO = 0 to VCC) $\dots \dots \dots$
Continuous current through V <sub>CC</sub> or GND pins ± 50 mA
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or J package
Lead temperature 1,6 mm (1/16 in) from case for 10 s: D, DW, or N package 260 °C
Storage temperature range

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

. 1

				N54HC3 N54HC3 N54HC3	78. <i>4</i>	SN74HC377 SN74HC378 SN74HC379			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		2	5	6	2	5	6	V
		$V_{CC} = 2 V$	1.5			1.5			
ViH	High-level input voltage	$V_{CC} = 4.5 V$ -	3.15			3.15			V
		$V_{CC} = 6 V$	4.2			4.2			
		$V_{CC} = 2 V$	0		0.3	0		0.3	
VIL	Low-level input voltage	$V_{CC} = 4.5 V$	0		0.9	0		0.9	V
		$V_{CC} = 6 V$	0		1.2	0		1.2	
VI	Input voltage		0		Vcc	0		Vcc	V
Vo	Output voltage		0		Vcc	0		Vcc	V
		V <sub>CC</sub> = 2 V	0		1000	0		1000	
t <sub>t</sub>	tt Input transition (rise and fall) times	$V_{CC} = 4.5 V$	0		500	0		500	ns
•		$V_{CC} = 6 V$	0		400	0		400	
TA	Operating free-air temperature		- 55		125	-40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise	Э
noted)	

VOH	TEST CONDITIONS	v <sub>cc</sub>	T <sub>A</sub> = 25°C			SN54HC377 SN54HC378 SN54HC379		SN74HC377 SN74HC378 SN74HC379		UNIT
			MIN	ТҮР	MAX	MIN	MAX	MIN	MAX	
		2 V	1.9	1.998		1.9		1.9		
	$V_{I} = V_{IH} \text{ or } V_{IL}, I_{OH} = -20 \ \mu\text{A}$	4.5 V	4.4	4.499		4.4		4.4		
∨он		6 V	5.9	5.999		5.9		5.9		V
	$V_{I} = V_{IH} \text{ or } V_{IL},  I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.30		3.7		3.84		
	$V_1 = V_{IH}$ or $V_{1L}$ , $I_{OH} = -5.2$ mA	6 V	5.48	5.80		5.2		5.34		
		2 V		0.002	0.1		0.1		0.1	
	$V_{I} = V_{IH}$ or $V_{IL}$ , $i_{OL} = 20 \ \mu A$	4.5 V		0.001	0.1		0.1		0.1	
VoL	•	6 V		0.001	0.1		0.1		0.1	V
	$V_{I} = V_{IH} \text{ or } V_{IL}, I_{OL} = 4 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	
	$V_{I} = V_{IH} \text{ or } V_{IL}, I_{OL} = 5.2 \text{ mA}$	6 V		0.15	0.26		0.4		0.33	
li li	$V_{I} = V_{CC} \text{ or } 0$	6 V		±0.1	± 1,00		± 1000	=	± 1000	nA
Icc I	$V_{I} = V_{CC} \text{ or } 0, I_{O} = 0$	6 V			8		160		80	μA
Ci		2 to 6 V		3	10		10		10	pF



SCLS202 – D2684, DECEMBER 1982 – REVISED JUNE 1989

## timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			Vcc	$T_A = 25^{\circ}C$		SN54	HC377 HC378 HC379	SN74HC377 SN74HC378 SN74HC379		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
			2 V	0	5	0	3	0	4	
fclock	Clock frequency		4.5 V	0	25	0	16	0	20	MHz
			6 V	0	29	0	19	0	23	
	tw Pulse duration, CLK high or low		2 V	100		150		125		
tw			4.5 V	20		30	ļ	25		ns
· .			6 V	17		25		21		
			2 V	100		150		125		
		D	4.5 V	20		30		25		ns
	Set up time		6 V	17		25		21		
<sup>t</sup> su	before CLK1	G high or	2 V	100		150		125		
		1	4.5 V	20		30		25		ns
		low	6 V	17		25		21		
	Hold time	T in cative of	2 V	5		5		5		
th	after CLKt	G inactive or	4.5 V	5		5		5		ns
		active, data	6 V	5		5		5		

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted), CL = 50 pF (see Note 1)

PARAMETER	FROM (INPUT)			Т	T <sub>A</sub> = 25°C		SN54HC377 SN54HC378 SN54HC379		SN74HC377 SN74HC378 SN74HC379		UNIT
				MIN	ТҮР	MAX	MIN	MAX	MIN	MAX	
			2 V	5	11		3		4		
fmax			4.5 V	25	54		16		20		MHz
		Į.	6 V	29	64		19		23		
			2 V	1	56	160		240		200	
tpd	CLK	Any	4.5 V	ł	15	32		48	1	40	ns
P -			6 V	]	12	27		41	]	34	
			2 V		38	75		110		95	
tt		Any	4.5 V		8	15		22	1	19	ns
		<u> </u>	6 V		6	13		19		16	
Cpd		issipation capacit			No. No. of	i, TA =	05.00			pF typ	

Note 1: Load circuits and voltage waveforms are shown in Section 1.





www.ti.com

5-Sep-2011

## **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
5962-87807012A	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Call TI	
5962-8780701RA	ACTIVE	CDIP	J	20	1	TBD	Call TI	Call TI	
SN54HC377J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	
SN74HC377DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74HC377DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74HC377DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74HC377DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74HC377DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74HC377DWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74HC377N	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
SN74HC377NE4	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	
SN74HC377NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74HC377NSRE4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74HC377NSRG4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74HC378D	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	
SN74HC378N	OBSOLETE	PDIP	Ν	16		TBD	Call TI	Call TI	
SN74HC378N3	OBSOLETE	PDIP	Ν	16		TBD	Call TI	Call TI	
SN74HC379N	OBSOLETE	PDIP	Ν	16		TBD	Call TI	Call TI	
SNJ54HC377FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	
SNJ54HC377J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

# PACKAGE OPTION ADDENDUM



www.ti.com

5-Sep-2011

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. **PREVIEW:** Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54HC377, SN74HC377 :

• Catalog: SN74HC377

• Military: SN54HC377

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

# PACKAGE MATERIALS INFORMATION

www.ti.com

## TAPE AND REEL INFORMATION

### REEL DIMENSIONS

Texas Instruments





TAPE AND REEL INFORMATION

### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC377DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.0	2.7	12.0	24.0	Q1
SN74HC377NSR	SO	NS	20	2000	330.0	24.4	8.2	13.0	2.5	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

14-Jul-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC377DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74HC377NSR	SO	NS	20	2000	367.0	367.0	45.0

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AC.



# LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# MECHANICAL DATA

## PLASTIC SMALL-OUTLINE PACKAGE

### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated