

# SN54LS113A, SN54S113, SN74LS113A, SN74S113A

## Dual J-K Negative-Edge-Triggered Flip-Flops with Preset

These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the preset input sets the outputs regardless of the levels of the other inputs. When preset (PRE) is inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.

# Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

## **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
  - · Class Q Military
  - · Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
  - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

#### SN54LS113A, SN54S113, SN74LS113A, SN74S113A DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET

D2661, APRIL 1982 - REVISED MARCH 1988

- Fully Buffered to Offer Maximum Isolation from External Disturbance
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

#### description


These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the preset input sets the outputs regardless of the levels of the other inputs. When preset (PRE) is inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.

The SN54LS113A and SN54S113 are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to 125°C. The SN74LS113A and SN74S113A are characterized for operation from 0°C to 70°C.


FUNCTION TABLE (each flip-flop)

	INPUT	OUTPUTS			
PRE	CLK	J	K	Q	ā
L	Х	Х	X	Н	L
Н	1	L	L	σo	$\overline{a}_0$
н	1	Н	Ł	н	L
н	1	L	н	L	н
н	1	Н	H	TOGGLE	
н	Н	X	х	QΟ	$\overline{a}_0$

SN54LS113A, SN54S113 . . . J OR W PACKAGE SN74LS113A, SN74S113A . . . D OR N PACKAGE (TOP VIEW)




SN54LS113A, SN54S113 . . . FK PACKAGE (TOP VIEW)




NC - No internal connection

#### logic symbol†




 $^{\dagger}\text{This}$  symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.




SN54S113, SN74S113A

TTL Devices




#### schematics of inputs and outputs

#### 'LS113A



SN54S113, SN74S113A



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	V
Input voltage: 'LS113A 7	V
SN54S113, SN74S113A	V
Operating free-air temperature range: SN54' 55°C to 125°	
SN74'	C
Storage temperature range65°C to 150°	

NOTE 1: Voltage values are with respect to network ground terminals.



#### SN54LS113A, SN74LS113A DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET

#### recommended operating conditions

		\$ 44 W	SN54LS113A			SN74LS113A			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage	CONTRACTOR OF THE CONTRACTOR O	4.5	5	5.5	4.75	5	5.25	V
ViH	High-level input voltage		2			2			V
VIL	Low-level input voltage	The second secon	300		0.7			8.0	٧
ЮН	High-level output current				-0.4			-0.4	mA
IOL	Low-level output current				4		255	8	mA
fclock	Clock frequency		0		30	0		30	MH
CIOCK		CLK high	20		0000000	20	28/11/1-1		ns
tw	Pulse duration	PRE or CLR low	25			25			113.55
		Data high or low	20			20			ns
t <sub>su</sub>	Set up time-before CLK1	PRE inactive	20	10 m	restriction of	20	The lea		
th	Hold time-data after CLK1		0			0		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	ns
TA	Operating free-air temperature	22	- 55		125	0		70	°C

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

TEST CONDITIONS!					SN	154LS11	3A	SN	UNIT		
PARAMETER		TEST CONDITIONS <sup>†</sup>			MIN	TYP‡	MAX	MIN	TYP	MAX	UNI
VIK		VCC = MIN,	I <sub>I</sub> = -18 mA				-1.5			- 1.5	٧
VOH		V <sub>CC</sub> = MIN, I <sub>OH</sub> = -0.4 mA	V <sub>IH</sub> = 2 V,	VIL = MAX,	2.5	3.4		2.7	3.4		V
VOL		V <sub>CC</sub> = MIN, I <sub>OL</sub> = 4 mA	V <sub>IL</sub> = MAX,	V <sub>IH</sub> = 2 V,	37 C	0.25	0.4		0.25	0.4	v
		V <sub>CC</sub> = MIN,	V <sub>IL</sub> = MAX, V <sub>IH</sub> = 2						0.35	0.5	7.1
	J or K	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 7 V				0.1			0.1	
1;	PRE				2000	70=	0.3			0.3	mA
	CLK				599117		0.4			0.4	
5	J or K	- 11					20			20	
lн	PRÉ	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.7 V				60	5W/		60	μΑ
	CLK				and the second		80	1000		80	
4000	Lory				-0.4		-0.4			mA	
IIL	PRE or CLK	VCC = MAX,	$V_1 = 0.4 V$		-0.8						
los§	-	VCC = MAX,	see Note 2	v	- 20	-104	- 100	- 20		- 100	mA
	Total)	VCC = MAX,	see Note 3			4	6		4	6	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



<sup>&</sup>lt;sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

NOTES: 2. For certain devices where state commutation can be caused by shorting an output to ground, an equivalent test may be performed with V<sub>O</sub> = 2.25 V and 2.125 V for the '54 family and the '74 family, respectively, with the minimum and maximum limits reduced to one half of their stated values.

With all outputs open, ICC is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded.

#### SN54LS113A, SN74LS113A **DUAL J-K NEGATIVE-EDGE-TRIGGERED** FLIP-FLOPS WITH PRESET

# switching characteristics, VCC = 5 V, TA = 25 °C (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST (	MIN	TYP	MAX	UNIT	
fmax					30	45		MHz
†PLH		0 · · · · · · ·	$R_{L} = 2 k\Omega$ ,	$C_L = 15 pF$		15	20	ns
tPHL	PRE or CLK	Q or Q				15	20	ns

NOTE 4: Load circuits and voltage waveforms are shown in Section 1.

#### SN54S113, SN74S113A DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET

#### recommended operating conditions

			SN548113			SN74S113A			UNIT
		l	MIN NOM MAX MIN NOM	MAX					
VÇC	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2			2	2011		٧
VIL	Low-level input voltage		2001! 	10:1	0.8			0.8	V
ОН	High-level output current				-1			- 1	mA
OL	Low-level output current				20	Î.		20	mA
OC.		CLK high	6			6	-154777.7		
tw	Pulse duration	CLK low	6.5		- 100	6.5	-151BF		ns
		PRE low	8			8	15		
tsu	Set up time-before CLK↓	Data high or low	7			7			ns
th	Hold time-data after CLK1		0			0	Wes 1241 1	172	ns
TA	Operating free-air temperature		- 55		125	0	1000	70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

37.		TEST CONDITIONS!				SN54S11	3	SI	UNIT		
PA	RAMETER	TEST CONDITIONS†			MIN	TYP <sup>‡</sup>	MAX	MIN	TYP#	MAX	UNIT
VIK		V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA				-1.2			-1.2	٧
VOH		V <sub>CC</sub> = MIN, I <sub>OH</sub> = -1 mA	V <sub>IH</sub> = 2 V,	$V_{IL} = 0.8 V$	2.5	3.4		2.7	3.4		v
VOL		V <sub>CC</sub> = MIN, l <sub>OL</sub> = 20 mA	V <sub>IH</sub> = 2 V,	V <sub>IL</sub> = 0.8 V,			0.5	20 20 20 20 20 20 20 20 20 20 20 20 20 2		0.5	V
11		VCC = MAX,	V <sub>I</sub> = 5.5 V				1			1	mA
	J or K	344 = 12.00 M2	V 27V	0.7.1/			50		12:00	50	μА
ΙН	PRE or CLK	VCC = MAX,	$V_1 = 2.7 V$		10		100		100		"
	J or K		- Par				-1.6	-1.6		- 1.6	
IIL.	PRE 5	VCC = MAX,	$V_1 = 0.5 V$				-7		200	-7	mA
·IL	CLK §				-4		-4	-4		-4	
los¶		VCC = MAX			-40	180	- 100	-40		- 100	mA
Icc#		VCC = MAX,	see Note 3		143	15	25		15	25	mA

<sup>&</sup>lt;sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

# switching characteristics, VCC = 5 V, TA = 25 °C (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub>	fmax	80	125		MHz		
tPLH	PRE	Q or Q			4	7	ns
	PRE (CLK high)	a or a	$R_L = 280 \Omega, \qquad C_L = 15  pF$		5	7	ns
tPHL -	PRE (CLK low)				5	7	113
tPLH	CLK	Q or Q			4	7	ns
tent					5	7	ns

NOTE 4: Load circuits and voltage waveforms are shown in Section 1.



<sup>&</sup>lt;sup>‡</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

<sup>§</sup> Clear is tested with preset high and preset is tested with clear high.

Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

<sup>#</sup>Values are average per flip-flop.

NOTE 3: With all outputs open, ICC is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is