

SN54LS189A, SN54LS219A, SN54LS289A, SN54LS319A SN74LS189A, SN74LS219A, SN74LS289A, SN74LS319A

64-Bit Random-Access Memories

These monolithic TTL memories feature Schottky clamping for high performance and a fast chip-select access time to enhance decoding at the system level. A three-state output version and an open-collector-output version are offered for both of the logic choices. A three-state output offers the convenience of an open-collector output with the speed of a totem-pole output; it can be bus-connected to other similar outputs, yet it retains the fast rise time characteristic of the TTL totem-pole output. An open-collector output offers the capability of direct interface with a data line having a passive pull-up.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - · Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.


The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

- Organized as 16 Words of Four Bits
- Choice of Buffered 3-State or Open-Collector outputs
- Choice of Noninverted or Inverted Outputs
- Typical Access Time . . . 50 ns

description

These monolithic TTL memories feature Schottky clamping for high performance and a fast chip-select access time to enhance decoding at the system level. A three-state output version and an open-collector-output version are offered for both of the logic choices. A three-state output offers the convenience of an opencollector output with the speed of a totem-pole output; it can be bus-connected to other similar outputs, yet it retains the fast rise time characteristic of the TTL totem-pole output. An open-collector output offers the capability of direct interface with a data line having a passive pull-up.

SN54LS189A, SN54LS289A . . . J PACKAGE SN74LS189A, SN74LS289A . . . J OR N PACKAGE (TOP VIEW)



SN54LS219A, SN54LS319A . . . J PACKAGE SN74LS219A, SN74LS319A . . . J OR N PACKAGE (TOP VIEW)

AO [1	U ₁₆	Vcc
š [2	15	A1
R/W	3	14] A2
D1 [4	13] A3
Q1 [5	12	D4
D2 [6	11	Q4
02	7	10	D3
GND [8	9	□ 03

write cycle

Information to be stored in the memory is written into the selected address location when the chip-select (\overline{S}) and the write-enable (R/\overline{W}) inputs are low. While the write-enable input is low, the memory outputs are off (three-state = Hi-Z, open-collector = high). When a number of outputs are bus-connected, this off state neither loads nor drives the data bus; however, it permits the bus line to be driven by other active outputs or a passive pull-up.


read cycle

Information stored in the memory (see function table for input/output phase relationship) is available at the outputs when the write-enable input is high and the chip-select input is low. When the chip-select input is high, the outputs will be off.


FUNCTION TABLE

	INF	UTS	OUTPUTS						
FUNCTION	CHIP WRITE SELECT ENABLE		'LS189A	'LS289A	'LS219A	'LS319A			
Write	L	L	Z	Off	Z	Off			
Read	L	н	Complement of Data Entered	Complement of Data Entered	Data Entered	Data Entered			
Inhibit	Н	X	Z	Off	Z	Off			

H = high level, L = low level, X = irrelevant, Z = high impedance



5 schematics of inputs and outputs



RAMs

Input voltage 7 V Input voltage 7 V Off-state output voltage: 'LS189A, 'LS219A 5.5 V 'LS289A, 'LS319A 7 V Operating free-air temperature range: SN54LS' Circuits -55°C to 125°C SN74LS' Circuits 0°C to 70°C Storage temperature range -65°C to 150°C

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

SN54LS189A, SN54LS219A, SN54LS289A, SN54LS319A SN74LS189A, SN74LS219A, SN74LS289A, SN74LS319A

64-BIT RANDOM-ACCESS MEMORIES

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

***		18	SN54LS189A, SN54LS219A			SN74LS189A, SN74LS219A		
		MIN	NOM	MAX	MIN	NOM	MAX	3
Supply voltage	ge, VCC	4.5	5	5.5	4.75	5	5.25	V
High-level ou	tput current, IOH		77.2000	- 1			-2.6	mA
Low-level output current, IOL				12	15/2F21176		24	mA
Width of write pulse (write enable low), tw(wr)		100	_		70	1100411-05-2		
	Address before write pulse, t _{su(ad)}	01			01			ns
Setup time	Data before end of write pulse, tsu(da)	1001			601			115
	Chip-select before end of write pulse, t _{SU(S)}	1001			601		9A MAX 5.25 - 2.6	
127	Address after write pulse, th(ad)	01	9 7		10	HER I'S		
Hold time	Data after write pulse, th(da)	Of			10			ns
	Chip-select after write pulse, th(S)	Of			10			
Operating fre	Operating free-air temperature, TA			125	0		70	°C

¹⁴The arrow indicates the transition of the write-enable input used for reference: 1 for the low-to-high transition, 1 for the high-to-low transition.

64-BIT RANDOM-ACCESS MEMORIES WITH 3-STATE OUTPUTS

SN54LS189A, SN54LS219A, SN74LS189A, SN74LS219A

electrical characteristics over recommended operating free-air temperature range (unless otherwise

PARAMETER		TEST CONDITIONS†		SN54LS189A SN54LS219A			SN74LS189A SN74LS219A			
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		MIN	TYP [‡]	MAX	MIN	TYP‡	MAX		
ViH	High-level input voltage		2			2			٧	
VIL	Low-level input voltage	The War state of the		-335	0.7			0.8	V	
Vik	Input clamp voltage	$V_{CC} = MIN$, $l_1 = -18 \text{ mA}$	0493		- 1.5	0.9001111		- 1.5	V	
Vон	High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = V _{IL} max, I _{OH} = MAX	2.4	3.1		2.4	3.1		٧	
100-100	CHARACTER STORE STORE STRUCTURE STORE STOR	V _{CC} = MIN, V _{IH} = 2 V, I _{OL} = 12 m	A	0.25	0.4		0.25	0.4	V	
VOL	Low-level output voltage	V _{IL} = V _{IL} max I _{OL} = 24 m	A				0.35	0.5	\ \ \	
lozh	Off-state output current high-level voltage applied	V _{CC} = MAX, V _{IH} = 2 V, V _{IL} = V _{IL} max, V _O = 2.7 V			20			20	μА	
lozL	Off-state output current, low-level voltage applied	$V_{CC} = MAX$, $V_{IH} = 2 V$, $V_{IL} = V_{IL}max$, $V_{O} = 0.4 V$			- 20			- 20	μА	
ij	Input current at maximum input voltage	V _{CC} = MAX, V _I = 7 V			100			100	μΑ	
۱н	High-level input current	VCC = MAX, VI = 2.7 V	ii		20			20	μА	
IIL	Low-level input current	V _{CC} = MAX, V _I = 0.4 V			-0.4			-0.4	mA	
los	Short-circuit output current [§]	V _{CC} = MAX	- 30		- 130	-30		-130	mA	
Icc	Supply current	V _{CC} = MAX, See Note 2		35	60		35	60	mA	

¹ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 ‡ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

NOTE 2: ICC is measured with the write-enable and chip-select inputs grounded, all other inputs at 4.5 V, and all outputs open.

switching characteristics over recommended operating ranges of TA and VCC (unless otherwise noted)

PARAMETER		PARAMETER TEST CONDITIONS				189A 219A	SN	UNIT		
, carcana, an				MIN	TYP‡	MAX	MIN	TYP [‡]	MAX	
ta(ad) Access time from address			e e e e e e e e e e e e e e e e e e e	50	90		50	80	ns	
ta(S)	() () () () () () () () () ()		C _L = 45 pF,			35	70	35 6	60	ns
tsp Sense recovery time		See Note 3		55	100		55	90	ns	
tpxz	Disable time from high or law level	from S	CL = 5 pF.	Ď.	30	60		30	50	ns
		from R/W	See Note 3		40	70		40	60	115

 $^{\ddagger}All$ typical values are at VCC = 5 V, TA = 25 °. NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

SN54LS289A, SN54LS319A, SN74LS289A, SN74LS319A **64-BIT RANDOM-ACCESS MEMORIES** WITH OPEN-COLLECTOR OUTPUTS

recommended operating conditions

	2.50		N54LS2 N54LS3		SN74LS289A, SN74LS319A			UNIT
	16	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltag	ge, VCC	4.5	5	5.5	4.75	5	5.25	V
High-level ou	tput voltage, VOH		-00000000000000000000000000000000000000	5.5			5.5	V
Low-level output current, IQL		w = 0		12			24	mA
Width of write pulse (write enable low), tw(wr)		100			70	×085		1000000
	Address before write pulse, t _{su(ad)}	01			01	519-4-25-704		
Setup time	Data before end of write pulse, t _{su(da)}	1001			601			ns
	Chip select before end of write pulse, t _{SU(S)}	1001		e e e e e e e e e e e e e e e e e e e	601		MAX 5.25 5.5	
	Address after write pulse, th(ad)	10	•		01			
Hold time	Data after write pulse, th(da)	10			01			ns
	Chip-select after write pulse, th(S)	10	Ø.511111797		01			
Control of the state of the sta		- 55		125	0		70	°C

11The arrow indicates the transition of the write-enable input used for reference: 1 for the low-to-high transition, I for the high-to-low transition.

electrical characteristics over recommended operating free-air temperature range (unless otherwise

	PARAMETER	TEST CONDITIONS†			SN54LS289A SN54LS319A			SN74LS289A SN74LS319A		
					TYP‡	MAX	MIN	TYP [‡]	MAX	
VIH	High-level input voltage			2	-acrise min		2			٧
VIL	Low-level input voltage			C-1011		0.7			0.8	V
VIK	Input clamp voltage	VCC = MIN, II = -18	пA			-1.5		1006 101	-1.5	V
¥	tilah tarat aras a susana	VCC = MIN, VIH = 2 V	, VO = 2.4 V			20			20	
OH High-level output curr	VIL = VILmax,	V _{IL} = V _{IL} max,	$V_0 = 5.5 \text{ V}$			100		100		μА
	VCC = MIN, VIH = 2 V	, I _{OL} = 12 mA		0.25	0.4		0.25	0.4	V	
VOL	Low-level output voltage	V _{IL} = V _{IL} max	IOL = 24 mA					0.35	0.5	٧
lį	Input current at maximum input voltage	V _{CC} = MAX, V _I = 7 V			-0.000	100			100	μА
Ιн	High-level input current	VCC = MAX, V1 = 2.7 V	/			20			20	μА
IIL	Low-level input current	VCC = MAX, VI = 0.4	In the second se			-0.4			-0.4	mA
lcc	Supply current	VCC = MAX, See Note 2	y		35	60		35	60	mA

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 ‡ All typical values are at V_{CC} = 5 V, T_A = 25 °C. ‡ Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

NOTE 2: ICC is measured with the write-enable and chip-select inputs grounded, all other inputs at 4.5 V, and all outputs open.

switching characteristics over recommended operating ranges of TA and VCC (unless otherwise noted)

PARAMETER		TEST CONDITIONS	SN54LS289A SN54LS319A			SN	UNIT			
			MIN TYP\$ MAX			MIN	TYP‡	MAX		
ta(ad)	Access time from address	s		Vojteci	50	90		50	80	ns
t _{a(S)}	Access time from chip select				35	70		35	60	ns
tsR	Sense recovery time	1100	See Note 3		55	100		55	90	ns
tPLH	low-to-high-level	from S			30	60		30	50	
		from R/W	1		40	70		40	60	ns

 ‡ All typical values are at V_{CC} = 5 V, T_A = 25 °

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

