

SN54LS681, SN74LS681

4-Bit Parallel Binary Accumulators

These low-power Schottky IC's integrate a high-speed arithmetic logic unit (ALU) complete with word A and word B registers on a single chip. The ALU performs 16 arithmetic and 16 logic functions. Full carry look-ahead is provided for fast carry of four-bit words. The carry input (C_n) and propagate and generate outputs (\overline{P} and \overline{G}) are provided for direct use with SN54S182/SN74S182 carry look-ahead generators for optimum performance with longer words.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.


The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

SN54LS681, SN74LS681 4-BIT PARALLEL BINARY ACCUMULATORS

D2422, JANUARY 1981 — REVISED MARCH 1988

- Full 4-Bit Binary Accumulator in a Single 20-Pin Package
- Contains Two Synchronous Registers:
Word A
Word B Shift/Accumulator
- 16 Arithmetic Operations Including B Minus A and A Minus B
- 16 Logic-Mode Operations
- Expandable to Handle N-Bit Words with Full Carry Look-Ahead
- Bus Driving I/O Ports

SN54LS681 . . . J OR W PACKAGE
SN74LS681 . . . DW OR N PACKAGE
(TOP VIEW)



description

These low-power Schottky IC's integrate a high-speed arithmetic logic unit (ALU) complete with word A and word B registers on a single chip. The ALU performs 16 arithmetic and 16 logic functions (see Tables 1 and 2). Full carry look-ahead is provided for fast carry of four-bit words. The carry input (C_n) and propagate and generate outputs (\bar{P} and \bar{G}) are provided for direct use with SN54S182/SN74S182 carry look-ahead generators for optimum performance with longer words.


The A and B registers are controlled by three inputs (RS0, RS1, and RS2). These pins define eight distinct register modes (see Table 3). The A register is a simple storage register while the B register is a combination storage/shift/accumulator register. The contents of the A and B registers provide the A and B words for the ALU.

Four I/O ports (I/O 0 thru I/O 3) are provided for parallel loading of word A and/or word B into their respective registers. These same ports also serve as bus driving outputs for the ALU/accumulator results (F). Two additional I/O ports (RI/LO and LI/RO) are provided to allow expansion of the accumulator for words greater than four bits in length.

The A or B register can be parallel loaded from the four I/O ports. The B register can also be parallel loaded from the ALU as an accumulator register and in addition, the B register can be serially loaded from either the RI/LO or the LI/RO ports.

The SN54LS681 is characterized for operation over the full military temperature range from -55°C to 125°C . The SN74LS681 is characterized for operation from 0°C to 70°C .

SN54LS681 . . . FK PACKAGE
(TOP VIEW)



2

TTL Devices

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


TEXAS
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

2-1123


SN54LS681, SN74LS681 4-BIT PARALLEL BINARY ACCUMULATORS

functional block diagram (positive logic)



2
TTL Devices

schematics of inputs and outputs



SN54LS681, SN74LS681 4-BIT PARALLEL BINARY ACCUMULATORS

FUNCTION TABLES

TABLE 1 — ARITHMETIC FUNCTIONS

Mode Control (M) = Low

ALU SELECTION			ACTIVE-HIGH DATA	
			C _n = H (with carry)	C _n = L (no carry)
AS2	AS1	AS0		
L	L	L	F _j = L	F _j = H
L	L	H	F = B MINUS A	F = B MINUS A MINUS 1
L	H	L	F = A MINUS B	F = A MINUS B MINUS 1
L	H	H	F = A PLUS B PLUS 1	F = A PLUS B
H	L	L	F = B PLUS 1	F _j = B _j
H	L	H	F = \overline{B} PLUS 1	F _j = $\overline{B_j}$
H	H	L	F = A PLUS 1	F _j = A _j
H	H	H	F = \overline{A} PLUS 1	F _j = $\overline{A_j}$

TABLE 2 — LOGIC FUNCTIONS

Mode Control (M) = High

ALU SELECTION			ACTIVE-HIGH DATA	
			C _n = H (with carry)	C _n = L (no carry)
AS2	AS1	AS0		
L	L	L	F ₀ = H, F ₁ = F ₂ = F ₃ = L	F _j = L
L	L	H	F _j = A _j ⊕ B _j PLUS 1	F _j = A _j ⊕ B _j
L	H	L	F _j = A _j ⊕ B _j PLUS 1	F _j = A _j ⊕ B _j
L	H	H	F _j = L	F _j = H
H	L	L	F _j = A _j B _j PLUS 1	F _j = A _j B _j
H	L	H	F _j = $\overline{A_j + B_j}$ PLUS 1	F _j = $\overline{A_j + B_j}$
H	H	L	F _j = A _j $\overline{B_j}$ PLUS 1	F _j = A _j $\overline{B_j}$
H	H	H	F _j = A _j + B _j PLUS 1	F _j = A _j + B _j

TABLE 3 — REGISTER FUNCTIONS

FUNCTION	INPUTS BEFORE L TO H CLOCK TRANSITION									INTERNAL OUTPUTS AFTER L TO H CLOCK TRANSITION													
	REGISTER SELECTION			DATA INPUTS						A REGISTER				B SHIFT REGISTER					ALU				
	RS2	RS1	RS0	LI/RO	I/O 3	I/O 2	I/O 1	I/O 0	RI/LO	QA3	QA2	QA1	QA0	LI/RO	QB3	QB2	QB1	QB0	RI/LO	F3	F2	F1	F0
ACCUM	L	L	L	Z	F3	F2	F1	F0	Z	QA3 ₀	QA2 ₀	QA1 ₀	QA0 ₀	Z	F3 _n	F2 _n	F1 _n	F0 _n	Z	F3	F2	F1	F0
LOAD B	L	L	H	Z	b3	b2	b1	b0	Z	QA3 ₀	QA2 ₀	QA1 ₀	QA0 ₀	Z	b3	b2	b1	b0	Z	Z	Z	Z	Z
LEFT SHIFT LOGICAL	L	H	L	li	F3	F2	F1	F0	QB0	QA3 ₀	QA2 ₀	QA1 ₀	QA0 ₀	li	li	QB3 _n	QB2 _n	QB1 _n	QB1 _n	F3	F2	F1	F0
LEFT SHIFT ARITH	L	H	H	li	F3	F2	F1	F0	QB0	QA3 ₀	QA2 ₀	QA1 ₀	QA0 ₀	li	QB3 _n	li	QB2 _n	QB1 _n	QB1 _n	F3	F2	F1	F0
RIGHT SHIFT LOGICAL	H	L	L	QB3	F3	F2	F1	F0	ri	QA3 ₀	QA2 ₀	QA1 ₀	QA0 ₀	QB2 _n	QB2 _n	QB1 _n	QB0 _n	ri	ri	F3	F2	F1	F0
RIGHT SHIFT ARITH	H	L	H	QB2	F3	F2	F1	F0	ri	QA3 ₀	QA2 ₀	QA1 ₀	QA0 ₀	QB1 _n	QB3 _n	QB1 _n	QB0 _n	ri	ri	F3	F2	F1	F0
HOLD	H	H	L	Z	F3	F2	F1	F0	Z	QA3 ₀	QA2 ₀	QA1 ₀	QA0 ₀	Z	QB3 ₀	QB2 ₀	QB1 ₀	QB0 ₀	Z	F3 ₀	F2 ₀	F1 ₀	F0 ₀
LOAD A	H	H	H	Z	a3	a2	a1	a0	Z	a3	a2	a1	a0	Z	QB3 ₀	QB2 ₀	QB1 ₀	QB0 ₀	Z	Z	Z	Z	Z

H = high level (steady state)

L = low level (steady state)

Z = high impedance (output off)

a₀ . . . a₃, b₀ . . . b₃ = the level of steady-state condition at I/O 0 thru I/O 3, respectively and intended as A or B input data

F₀ . . . F₃ = internal ALU results

QA₀ . . . QB₀, F₀ . . . F₃ = the level of QA₀ thru QB₃ and F₀ thru F₃, respectively, before the indicated steady-state input conditions were established

QA₀ . . . QB₃ = the level of QA₀ thru QB₃ before the most recent ↑ transition of the clock


ri, li = the level of steady-state conditions at RI/LO or LI/RO, respectively

2

TTL Devices

SN54LS681, SN74LS681 4-BIT PARALLEL BINARY ACCUMULATORS

logic symbol†



†This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS681	-55°C to 125°C
SN74LS681	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to the network ground terminal.

SN54LS681, SN74LS681 4-BIT PARALLEL BINARY ACCUMULATORS

recommended operating conditions

		SN54LS681			SN74LS681			UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX			
Supply voltage, V_{CC}		4.5	5	5.5	4.75	5	5.25	V		
High-level output current, I_{OH}	LI/RO, I/O, RI/LO	-1			-2.6			mA		
	\bar{P} , \bar{G} , C_{n+4}	-0.4			-0.4			mA		
Low-level output current, I_{OL}	I/O	12			24			mA		
	C_{n+4} , LI/RO, RI/LO	4			8					
	\bar{P}	8			8					
	\bar{G}	16			16					
Clock frequency, f_{clock}		0		20	0		20	MHz		
Width of clock pulse, $t_{W(clock)}$		25			25			ns		
Setup time, t_{su}	RS0-RS2 to CLK†	35			30			ns		
	Data I/O to CLK†	25			25					
Hold time, t_h		0			0			ns		
Operating free-air temperature, T_A		-55			125			0	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†		SN54LS681		SN74LS681		UNIT		
				MIN	TYP‡	MAX	MIN		TYP‡	MAX
V_{IH}	High-level input voltage			2		2		V		
V_{IL}	Low-level input voltage	C_n			0.7		0.7		V	
		All others			0.7		0.8			
V_{IK}	Input clamp voltage	$V_{CC}=\text{MIN}$, $I_I=-18\text{ mA}$		-1.5		-1.5		V		
V_{OH}	High-level output voltage	All I/O	$V_{CC}=\text{MIN}$, $V_{IH}=2\text{ V}$, $V_{IL}=V_{IL\text{ max}}$, $I_{OH}=\text{MAX}$	2.4	3.1	2.4	3.2	V		
		\bar{P} , \bar{G} , C_{n+4}		2.5	3.4	2.7	3.4			
V_{OL}	Low-level output voltage	I/O	$V_{CC}=\text{MAX}$, $V_{IH}=2\text{ V}$, $V_{IL}=V_{IL\text{ max}}$	$I_{OL}=12\text{ mA}$		0.25	0.4	0.25	0.4	V
				$I_{OL}=24\text{ mA}$		0.35		0.5		
		LI/RO, RI/LO, C_{n+4}		$I_{OL}=4\text{ mA}$		0.25	0.4	0.25	0.4	
				$I_{OL}=8\text{ mA}$		0.35		0.5		
				$I_{OL}=16\text{ mA}$		0.35	0.5	0.35	0.5	
I_{OZH}	Off-state output current, high-level voltage applied	I/O, LI/RO, RI/LO	$V_{CC}=\text{MAX}$, $V_{IH}=2\text{ V}$, $V_{IL}=V_{IL\text{ max}}$, $V_O=2.7\text{ V}$		40		40		μA	
		I/O, LI/RO	$V_{CC}=\text{MAX}$, $V_{IH}=2\text{ V}$, $V_{IL}=V_{IL\text{ max}}$, $V_O=0.4\text{ V}$		-0.8		-0.8		mA	
I_{OZL}	Off-state output current, low-level voltage applied	RI/LO	$V_{CC}=\text{MAX}$, $V_{IH}=2\text{ V}$, $V_{IL}=V_{IL\text{ max}}$, $V_O=0.4\text{ V}$		-0.4		-0.4			
		I_I	Input current at maximum input voltage	All I/O	$V_{CC}=\text{MAX}$	$V_I=5.5\text{ V}$		0.1		0.1
C_n	$V_I=7\text{ V}$			0.5		0.5				
All others				0.1		0.1				
I_{IH}	High-level input current	C_n	$V_{CC}=\text{MAX}$, $V_I=2.7\text{ V}$			100		100		μA
		All I/O				40		40		
		All others				20		20		
I_{IL}	Low-level input current	C_n	$V_{CC}=\text{MAX}$, $V_I=0.4\text{ V}$			-4		-4		mA
		I/O, LI/RO				-0.8		-0.8		
		CLK				-0.2		-0.2		
		All others				-0.4		-0.4		
I_{OS}	Short-circuit output current §	I/O	$V_{CC}=\text{MAX}$	-30		-130		-30		mA
		LI/RO, RI/LO, \bar{P} , \bar{G} , C_{n+4}		-20		-100		-20		
I_{CC}	Supply current	$V_{CC}=\text{MAX}$, RS0 at 4.5 V, All other I/O at 0 V		100	150	100	150	mA		

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operations.

‡All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

§Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

2

TTL Devices


TEXAS
INSTRUMENTS

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

2-1127

SN54LS681, SN74LS681
4-BIT PARALLEL BINARY ACCUMULATORS

switching characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$, see note 2

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		MIN	TYP	MAX	UNIT			
t_{PLH}	CLOCK \uparrow	\bar{P}	$R_L = 667\ \Omega$	$C_L = 45\ \text{pF}$	25	40	ns				
t_{PHL}					30	45					
t_{PLH}		\bar{G}			$R_L = 667\ \Omega$	$C_L = 45\ \text{pF}$	26	40	ns		
t_{PHL}							27	40			
t_{PLH}		I/O					$R_L = 667\ \Omega$	$C_L = 45\ \text{pF}$	27	40	ns
t_{PHL}									29	40	
t_{PLH}		C_n+4	$R_L = 2\ \text{k}\Omega$	$C_L = 15\ \text{pF}$					36	55	ns
t_{PHL}									34	50	
t_{PLH}		LI/RO			$R_L = 2\ \text{k}\Omega$	$C_L = 15\ \text{pF}$			25	40	ns
t_{PHL}									23	35	
t_{PLH}		RI/LO					$R_L = 2\ \text{k}\Omega$	$C_L = 15\ \text{pF}$	19	30	ns
t_{PHL}									17	30	
t_{PLH}	AS0-AS2	\bar{P}	$R_L = 667\ \Omega$	$C_L = 45\ \text{pF}$					30	45	ns
t_{PHL}									30	45	
t_{PLH}		\bar{G}			$R_L = 667\ \Omega$	$C_L = 45\ \text{pF}$			27	35	ns
t_{PHL}									28	35	
t_{PLH}		I/O					$R_L = 667\ \Omega$	$C_L = 45\ \text{pF}$	31	45	ns
t_{PHL}									29	45	
t_{PLH}		C_n+4	$R_L = 2\ \text{k}\Omega$	$C_L = 15\ \text{pF}$					39	55	ns
t_{PHL}									34	50	
t_{PLH}		\bar{P}			$R_L = 667\ \Omega$	$C_L = 45\ \text{pF}$			9	25	ns
t_{PHL}									9	20	
t_{PLH}		I/O					$R_L = 667\ \Omega$	$C_L = 45\ \text{pF}$	17	35	ns
t_{PHL}									13	20	
t_{PLH}	C_n+4	$R_L = 2\ \text{k}\Omega$	$C_L = 15\ \text{pF}$	20					30	ns	
t_{PHL}				16					25		
t_{PLH}	\bar{P}			$R_L = 667\ \Omega$	$C_L = 45\ \text{pF}$	28			40	ns	
t_{PHL}						29			40		
t_{PLH}	\bar{G}					$R_L = 667\ \Omega$	$C_L = 45\ \text{pF}$	21	30	ns	
t_{PHL}								23	30		
t_{PLH}	I/O	$R_L = 667\ \Omega$	$C_L = 45\ \text{pF}$					30	45	ns	
t_{PHL}								28	40		
t_{PLH}	C_n+4			$R_L = 2\ \text{k}\Omega$	$C_L = 15\ \text{pF}$			40	60	ns	
t_{PHL}								37	50		
t_{PZH}	RS1-RS2					I/O	$R_L = 667\ \Omega$	$C_L = 45\ \text{pF}$	28	45	ns
t_{PZL}									28	45	
t_{PHZ}		$C_L = 5\ \text{pF}$	35					65	ns		
t_{PLZ}			39					65			
t_{PZH}		LI/RO	$R_L = 2\ \text{k}\Omega$	$C_L = 15\ \text{pF}$	25	40	ns				
t_{PZL}					22	40					
t_{PHZ}				$C_L = 5\ \text{pF}$	21	40	ns				
t_{PLZ}					34	60					
t_{PZH}		RI/LO	$R_L = 2\ \text{k}\Omega$	$C_L = 15\ \text{pF}$	22	40	ns				
t_{PZL}					24	40					
t_{PHZ}				$C_L = 5\ \text{pF}$	11	30	ns				
t_{PLZ}					16	40					

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.