

SN74ALS992, SN74ALS993

9-Bit D-Type Transparent Read-Back Latches with 3-State Outputs

These 9-bit latches are designed specifically for storing the contents of the input data bus plus providing the capability of reading-back the stored data onto the input data bus. In addition, they provide a 3-state buffer-type output and are easily implemented in parity applications.

The nine latches of the 'ALS992 and 'ALS993 are transparent D-type. While the enable (C) is high, the Q outputs of the 'ALS992 will follow the data (D) inputs. For the 'ALS993, the \bar{Q} outputs will provide the complement of what is applied to its data (D) inputs. On both devices, the Q or \bar{Q} outputs will be in the 3-state condition when output enable \overline{OEQ} is high.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.


The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

SN74ALS992, SN74ALS993
9-BIT D-TYPE TRANSPARENT READ-BACK LATCHES
WITH 3-STATE OUTPUTS


D2836, APRIL 1984 - REVISED JANUARY 1986

- 3-State I/O-Type Read-Back Inputs
- Bus-Structured Pinout
- Choice of True or Inverting Logic
 'ALS992 . . . True Outputs
 'ALS993 . . . Inverting Outputs
- Designed with 9 Bits for Parity Applications
- Package Options Include Plastic "Small Outline" Packages, Both Plastic and Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability


SN74ALS992 . . . DW OR NT PACKAGE
 (TOP VIEW) **T-46-07-12**




SN74ALS992 . . . FN PACKAGE
 (TOP VIEW)



SN74ALS993 . . . DW OR NT PACKAGE
 (TOP VIEW)



SN74ALS993 . . . FN PACKAGE
 (TOP VIEW)



NC—No internal connection

description

These 9-bit latches are designed specifically for storing the contents of the input data bus plus providing the capability of reading-back the stored data onto the input data bus. In addition, they provide a 3-state buffer-type output and are easily implemented in parity applications.

The nine latches of the 'ALS992 and 'ALS993 are transparent D-type. While the enable (C) is high, the Q outputs of the 'ALS992 will follow the data (D) inputs. For the 'ALS993, the \bar{Q} outputs will provide the complement of what is applied to its data (D) inputs. On both devices, the Q or \bar{Q} outputs will be in the 3-state condition when output enable \overline{OEQ} is high.

Read-back is provided through the read-back control input (\overline{OERB}). When the control is taken low, the data present at the output of the data latches will be allowed to pass back onto the input data bus. When it is taken high, the output of the data latches will be isolated from the data (D) inputs. The read-back control does not affect the internal operation of the latches; however, precautions should be taken not to create a bus-conflict situation.

The SN74ALS992 and SN74ALS993 are characterized for operation from 0°C to 70°C.

2

ALS and AS Circuits

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS INSTRUMENTS
 POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1984, Texas Instruments Incorporated

2-803


3070

B-13

SN74ALS992, SN74ALS993
9-BIT D-TYPE TRANSPARENT READ-BACK LATCHES
WITH 3-STATE OUTPUTS

T-46-07-12

logic symbols†





†These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers are for DW and NT packages.

2
 ALS and AS Circuits

SN74ALS992, SN74ALS993
9-BIT D-TYPE TRANSPARENT READ-BACK LATCHES
WITH 3-STATE OUTPUTS

T-46-07-12

logic diagrams (positive logic)




2
ALS and AS Circuits

Pin numbers are for DW and NT packages.

SN74ALS992, SN74ALS993
9-BIT D-TYPE TRANSPARENT READ-BACK LATCHES
WITH 3-STATE OUTPUTS

T-46-07-12

timing diagram



CLR = H, OEQ = L

*This setup time ensures the readback circuit will not create a conflict on the input data bus.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC}	7 V
Input voltage, (OERB, OE, CLR, and C inputs)	7 V
Voltage applied to D inputs and to disabled 3-state outputs	5.5 V
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{IH}	High-level input voltage	2			V
V _{IL}	Low-level input voltage			0.8	V
I _{OH}	High-level output current	Q or Q̄		-2.6	mA
		D		-0.4	
I _{OL}	Low-level output current	Q or Q̄		24	mA
		D		8	
t _w	Pulse duration	Enable C high		10	ns
		CLR low		10	
t _{su}	Setup time	Data before C↑		10	ns
		Data before OERB↑		10	
t _h	Hold time	Data after C↓		5	ns
T _A	Operating free-air temperature	0		70	°C

2

ALS and AS Circuits

SN74ALS992, SN74ALS993
9-BIT D-TYPE TRANSPARENT READ-BACK LATCHES
WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT	
V _{IK}		V _{CC} = 4.5 V, I _I = -18 mA				-1.2	V	
V _{OH}	All outputs Q or \bar{Q}	V _{CC} = 4.5 V to 5.5 V, I _{OH} = -0.4 mA		V _{CC} -2			V	
		V _{CC} = 4.5 V, I _{OH} = -2.6 mA		2.4	3.2			
V _{OL}	D	V _{CC} = 4.5 V, I _{OL} = 4 mA			0.25	0.4	V	
		V _{CC} = 4.5 V, I _{OL} = 8 mA			0.35	0.5		
	Q or \bar{Q}	V _{CC} = 4.5 V, I _{OL} = 12 mA			0.25	0.4		
		V _{CC} = 4.5 V, I _{OL} = 24 mA			0.35	0.5		
I _{OZH}	Q or \bar{Q}	V _{CC} = 5.5 V, V _O = 2.7 V				20	μA	
I _{OZL}		V _{CC} = 5.5 V, V _O = 0.4 V				-20		
I _I	D inputs	V _{CC} = 5.5 V, V _I = 5.5 V				0.1	mA	
	All other	V _{CC} = 5.5 V, V _I = 7 V				0.1		
I _{IH}	D inputs‡	V _{CC} = 5.5 V, V _I = 2.7 V				20	μA	
	All other					20		
I _{IL}	D inputs‡	V _{CC} = 5.5 V, V _I = 0.4 V				-0.1	mA	
	All other					-0.1		
I _O §		V _{CC} = 5.5 V, V _O = 2.25 V		-30		-112	mA	
I _{CC}	'ALS992	V _{CC} = 5.5 V, \overline{OE} high		Q outputs high		30	50	mA
				Q outputs low		50	80	
				Q outputs disabled		35	55	
	'ALS993	V _{CC} = 5.5 V, \overline{OE} high		\bar{Q} outputs high		30	50	mA
				\bar{Q} outputs low		52	82	
				\bar{Q} outputs disabled		40	60	

2
ALS and AS Circuits

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

§ The output conditions have been chosen to produce a current that closely approximates one half the true short-circuit output current, I_{OS}.



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

2-807

3074

C-03

SN74ALS992, SN74ALS993
9-BIT D-TYPE TRANSPARENT READ-BACK LATCHES
WITH 3-STATE OUTPUTS

T-46-07-12

'ALS992 switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, T _A = 0°C to 70°C		UNIT
			MIN	TYP	MAX	MIN	MAX	
t _{PLH}	D	Q	7	10		3	14	ns
t _{PHL}			9	13	4	16		
t _{PLH}	C	Q	12	15		6	20	ns
t _{PHL}			15	19	8	25		
t _{PHL}	CLR	Q	12	16		6	20	ns
t _{PHL}		D	15	22	8	28		
t _{en}	O _{ERB}	D	11	17		4	21	ns
t _{dis}			6	11	2	14		
t _{en}	O _{EQ}	Q	11	16		4	18	ns
t _{dis}			6	10	1	14		

'ALS993 switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, C _L = 50 pF, T _A = 25°C			V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, T _A = 0°C to 70°C		UNIT
			MIN	TYP	MAX	MIN	MAX	
t _{PLH}	D	Q̄	11	14		6	20	ns
t _{PHL}			8	11	4	15		
t _{PLH}	C	Q̄	16	20		9	28	ns
t _{PHL}			13	16	7	22		
t _{PLH}	CLR	Q	10	13		5	17	ns
t _{PLH}		D	15	22	8	26		
t _{en}	O _{ERB}	D	11	17		4	21	ns
t _{dis}			6	11	2	14		
t _{en}	O _{EQ}	Q̄	11	16		4	20	ns
t _{dis}			6	10	1	12		

t_{en} = t_{PZH} or t_{PZL}
t_{dis} = t_{PHZ} or t_{PLZ}

2 ALS and AS Circuits


**SN74ALS992, SN74ALS993
9-BIT D-TYPE TRANSPARENT READ-BACK LATCHES
WITH 3-STATE OUTPUTS**

PARAMETER MEASUREMENT INFORMATION


T-46-07-12

2


ALS and AS Circuits




LOAD CIRCUIT FOR Q OR \bar{Q} OUTPUTS




LOAD CIRCUIT FOR D OUTPUTS




VOLTAGE WAVEFORMS SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS PULSE WIDTHS



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

- NOTES:** A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses have the following characteristics: $PRR \leq 1$ MHz, $t_r = t_f = 2$ ns, duty cycle = 50%.
 D. When measuring propagation delay times of 3-state outputs, switch S1 is open.

FIGURE 1

