

Design Notes

1) EP4C115E device schematic symbol has been pin swapped. DO NOT UPDATE EP4C115E SCHEMATIC SYMBOL FROM LIBRARY!

2) CMC1003 is configured as a Cardstac master card.

3) FPGA CLOCK PIN INFO:

CMC1003 Clock Pin Utilization

4) This design will support EP4CE15, EP4CE30, EP4CE40, EP4CE55, EP4CE75, EP4CE115 devices (BGA 484).

5) Enable FPGA IO pin series terminators on all pin header output pins and set minimal slew rate.




TABLE OF CONTENTS:

- 1- Cover Sheet
- 2- Header Connectors (Cardstac)
- 3- FPGA page 1 (EP4C115E)
- 4- FPGA page 2 ((EP4C115E)
- 5- FPGA page 3 ((EP4C115E)
- 6- FPGA page 4 ((EP4C115E)
- 7- FPGA page 5 ((EP4C115E)
- 8- FPGA page 6 ((EP4C115E)
- 9- DDR2 DRAM and TXCO
- 10- Miscellaneous devices, USB Interface, LED
- 11- Power Supply and Power Input





REVISION TABLE

Date	Rev	By	Description
08-29-11	A	ET	Initial release of the schematic.
10-13-12	B	ET	Added series resistor to FPGA JTAG port on TCK pin.

This document is confidential and is the property of Dallas Logic Corp., Copyright 2011, all rights reserved.



Title Cardstac Cnt., Std. Size, Altera 4CE115			Dallas Logic Corporation 801 E. Plano Parkway Suite 158 Plano TX 75074 USA	
Size: B	Number: CMC1003	Revision: B		
Date: 10/13/2012	Time: 5:12:29 PM	Sheet 1 of 11	File: C:\dallas logic\altium dle\Projects\CMC1003_REV\1 TOC.SchDoc	

0.1 INCH HEADER CONNECTORS - 128 PIN (4 row x 32)




This document is confidential and is the property of Dallas Logic Corp., Copyright 2011, all rights reserved.


FPGA 1




This document is confidential and is the property of Dallas Logic Corp., Copyright 2011, all rights reserved.

Title Cardstac Cnt., Std. Size, Altera 4CE115			Dallas Logic Corporation 801 E. Plano Parkway Suite 158 Plano TX 75074 USA	
Size: B	Number: CMC1003	Revision: B		
Date: 10/13/2012	Time: 5:12:29 PM	Sheet 3 of 11		
File: C:\dallas_logic\altium_dlc\Projects\CMC1003_REV\3_FPGA1.SchDoc				

BANK VOLTAGE 3.3V



BANK VOLTAGE 3.3V




This document is confidential and is the property of Dallas Logic Corp., Copyright 2011, all rights reserved.

Title Cardstac Cnt., Std. Size, Altera 4CE115			Dallas Logic Corporation 801 E. Plano Parkway Suite 158 Plano TX 75074 USA	
Size: B	Number: CMC1003	Revision: B		
Date: 10/13/2012	Time: 5:12:30 PM	Sheet 4 of 11		
File: C:\dallas logic\altium dle\Projects\CMC1003_REV\4 FPGA2.SchDoc				


FPGA 3

BANK VOLTAGE 3.3V



EP4CE115F23C8N

BANK VOLTAGE 3.3V




EP4CE115F23C8N

This document is confidential and is the property of Dallas Logic Corp., Copyright 2011, all rights reserved.

Title Cardstac Cnt., Std. Size, Altera 4CE115			Dallas Logic Corporation 801 E. Plano Parkway Suite 158 Plano TX 75074 USA	
Size: B	Number: CMC1003	Revision: B		
Date: 10/13/2012	Time: 5:12:30 PM	Sheet 5 of 11		
File: C:\dallas_logic\altium_dle\Projects\CMC1003_REV5\FPGA3.SchDoc				


FPGA 4

U8G




EP4CE115F23C8N

BANK VOLTAGE 1.8V




U8H



EP4CE115F23C8N


BANK VOLTAGE 1.8V



This document is confidential and is the property of Dallas Logic Corp., Copyright 2011, all rights reserved.

Title Cardstac Cnt., Std. Size, Altera 4CE115			Dallas Logic Corporation 801 E. Plano Parkway Suite 158 Plano TX 75074 USA	
Size: B	Number: CMC1003	Revision: B		
Date: 10/13/2012	Time: 5:12:30 PM	Sheet 6 of 11		
File: C:\dallas_logic\altium_dle\Projects\CMC1003_REV\6_FPGA4.SchDoc				


FPGA 5



This document is confidential and is the property of Dallas Logic Corp., Copyright 2011, all rights reserved.

Title Cardstac Cnt., Std. Size, Altera 4CE115			Dallas Logic Corporation 801 E. Plano Parkway Suite 158 Plano TX 75074 USA	
Size: B	Number: CMC1003	Revision: B		
Date: 10/13/2012	Time: 5:12:30 PM	Sheet 7 of 11		
File: C:\dallas_logic\altium_dle\Projects\CMC1003_REV\7 FPGA5.SchDoc				

FPGA 6



MSEL 3.0 (see page 8-9 of Configuration Handbook)
 1101 = Fast AS, 3.3V bank voltage
 0010 = Standard AS, 3.3V bank voltage



New for Cyclone III, IV to limit ringing. Source series termination is a possible simple alternative.
 Locate these devices near FPGA.

FLASH 64Mbit
 EP4CE115 requires 28,571,696 bit for configuration (uncompressed).

This document is confidential and is the property of Dallas Logic Corp., Copyright 2011, all rights reserved.

Title Cardstac Cnt., Std. Size, Altera 4CE115			Dallas Logic Corporation 801 E. Plano Parkway Suite 158 Plano TX 75074 USA	
Size: B	Number: CMC1003	Revision: B		
Date: 10/13/2012	Time: 5:12:30 PM	Sheet 8 of 11		
File: C:\dallas logic\altium dle\Projects\CMC1003_REV\8_FPGA6.SchDoc				

DDR2/TXCO



DQ, UDQS, UDM, LDQS, LDM make up the bidirectional data bus group and have ODT (These are the DDR signals).
 CK - differential clock group
 A, BA, WE, CAS, RAS, CKE, ODT, CS are in the address/command/control group, no ODT.
 DDR2 trace lengths of 62.5mm or less should not require termination.

Match _P to _N differential legs for CK signal to within 10mil.
 Match skew group 1-1 to 50 mil (and route on same layer). Match group 1-2 to 50 mil (and route on same layer).
 Match skew group 1 to 250 mil.
 Skew matching on terminated lines should not include stub to 49.9 Ohm termination resistor.
 The CK signal should be equal to the longest address/control group signal or up to 100 mil longer.


See Altera External Memory Interface Handbook Vol. 2, page 1-59 and 1-60 for PCB guidelines.
 Good Reference: Micron TN-47-20 DDR2 Package Sizes and Layout Basics.
 Good Reference: Freescale AN2910 Hardware and Layout Design Considerations for DDR2 SDRAM Memory Interfaces.

-800 part (DDR), up to 400 MHz clock
 Cyclone IV -8 top and bottom DDR banks limited to 167 MHz.


This document is confidential and is the property of Dallas Logic Corp., Copyright 2011, all rights reserved.

Title Cardstac Cnt., Std. Size, Altera 4CE115			Dallas Logic Corporation 801 E. Plano Parkway Suite 158 Plano TX 75074 USA	
Size: B	Number: CMC1003	Revision: B		
Date: 10/13/2012	Time: 5:12:30 PM	Sheet 9 of 11		
File: C:\dallas logic\altium dle\Projects\CMC1003_REV9\DDR2.SchDoc				

MISC.




FT232H USB TO UART/FIFO SERIAL ADAPTOR - USB LINE POWERED




This document is confidential and is the property of Dallas Logic Corp., Copyright 2011, all rights reserved.

Title Cardstac Cnt., Std. Size, Altera 4CE115			Dallas Logic Corporation 801 E. Plano Parkway Suite 158 Plano TX 75074 USA	
Size: B	Number: CMC1003	Revision: B		
Date: 10/13/2012	Time: 5:12:30 PM	Sheet 10 of 11		
File: C:\dallas\logic\altium\dle\Projects\CMC1003_REV\B10_MISC.SchDoc				



POWER SUPPLY




VOLTAGE MONITOR / RESET



POWER INPUT



SGND (Shield GND or guard ring) connected to ground power pins at two corners of module.



This document is confidential and is the property of Dallas Logic Corp., Copyright 2011, all rights reserved.

Title Cardstac Cnt., Std. Size, Altera 4CE115			Dallas Logic Corporation 801 E. Plano Parkway Suite 158 Plano TX 75074 USA	
Size: B	Number: CMC1003	Revision: B		
Date: 10/13/2012	Time: 5:12:30 PM	Sheet 11 of 11		
File: C:\dallas logic\altium dle\Projects\CMC1003_REV\11_PS.SchDoc				
File: C:\dallas logic\altium dle\Projects\CMC1003_REV\11_PS.SchDoc				