



Design Notes

- A
- 1) CMC5001 is configured as a Cardstac master card.
 - 2) CPLD Bank 3 is fixed 3.3V I/O
 - 3) Dev OE pin is used as IO, not as reset
 - 4) RST_OUT_n is reset signal from CPLD
 - 5) CPLD_RST_n is the CPLD reset from Power Supply
- B
- C
- D



LOGO1



A

B

C

D


TABLE OF CONTENTS:

- 1- Cover Sheet
- 2- Header Connectors (Cardstac)
- 3 - Header Connectors 2 (Cardstac)
- 4- CPLD page 1 (MAX V)
- 5- CPLD page 2 (MAX V)
- 6- CPLD Power (MAX V)
- 7- CPLD Misc (MAX V)
- 8- Miscellaneous devices, LED, Switches
- 9- Power Supply Input

REVISION TABLE			
02-25-12	A	ET	Initial release of the schematic.

This document is confidential and is the property of Dallas Logic Corp., Copyright 2012, all rights reserved.

Title: Cardstac Cntrl., Dual Row, Altera MAX	Dallas Logic Corporation
Size: B	Number:CMC5001
Date: 2/25/2012	Revision:A
Time: 4:25:31 PM	Sheet 1 of 9
File: C:\dallas_logic\altium_dlc\Projects\CMC5001_REV\1_TOC.SchDoc	Dallas Logic corporation




This document is confidential and is the property of Dallas Logic Corp., Copyright 2012, all rights reserved.

Title <i>Cardstac Cntrl., Dual Row, Altera MAX</i>			Dallas Logic Corporation
Size: B	Number: CMC5001	Revision: A	801 E. Plano Parkway
Date: 2/25/2012	Time: 4:25:32 PM	Sheet 2 of 9	Suite 158
			Plano TX 75074 USA

File: C:\dallas_logic\altium_dlc\Projects\CMC5001_REV\2_HDR.SchDoc






This document is confidential and is the property of Dallas Logic Corp., Copyright 2012, all rights reserved.

Title Cardstac Cntrl., Dual Row, Altera MAX		
Dallas Logic Corporation		
Size: B	Number:CMC5001	Revision:A
Date: 2/25/2012	Time: 4:25:32 PM	Sheet 3 of 9






5M2210ZF324C5N


This document is confidential and is the property of Dallas Logic Corp., Copyright 2012, all rights reserved.

Title Cardstac Cntlr., Dual Row, Altera MAX			Dallas Logic Corporation
Size: B	Number:CMC5001	Revision:A	801 E. Plano Parkway
Date: 2/25/2012	Time: 4:25:32 PM	Sheet4 of 9	Suite 158
File: C:\dallas_logic\altium_dlc\Projects\CMC5001_REV\4_CPLD1.SchDoc			Plano TX 75074 USA





5M2210ZF324C5N



5M2210ZF324C5N






Title	Cardstac Cntlr., Dual Row, Altera MAX	Dallas Logic Corporation 801 E. Plano Parkway Suite 158 Plano TX 75074 USA
Size:	B	Number:CMC5001
Date:	2/25/2012	Revision:A
Time:	4:25:33 PM	Sheet 5 of 9
File:	C:\dallas_logic\altium_dlc\Projects\CMC5001_REV\A\5_CPLD2.SchDoc	




A

Default power configuration is 3.3V IO.

Remove top-side resistor and install bottom side resistor to support 1.8V IO.



D




This document is confidential and is the property of Dallas Logic Corp., Copyright 2012, all rights reserved.


Title: Cardstac Cntlr., Dual Row, Altera MAX	Dallas Logic Corporation
Size: B	Number:CMC5001 Revision:A
Date: 2/25/2012	Time: 4:25:33 PM Sheet 6 of 9
File: C:\dallas_logic\altium_dlc\Projects\CMC5001_REV\6_CPLD_PWR.SchDoc	Plano TX 75074 USA





A





MAX V CPLD JTAG INTERFACE



B



C




D

This document is confidential and is the property of Dallas Logic Corp., Copyright 2012, all rights reserved.


Title: Cardstac Cntlr., Dual Row, Altera MAX	Dallas Logic Corporation
Size: B	Number:CMC5001
Date: 2/25/2012	Revision:A
Time: 4:25:33 PM	Sheet 7 of 9
File: C:\dallas_logic\altium_dlc\Projects\CMC5001_REV\7_CPLD_MISC.SchDoc	Plano TX 75074 USA




A



B



C




D


This document is confidential and is the property of Dallas Logic Corp., Copyright 2012, all rights reserved.

Title: Cardstac Cntrl., Dual Row, Altera MAX	Dallas Logic Corporation
Size: B	Number:CMC5001
Date: 2/25/2012	Revision:A
Time: 4:25:33 PM	Sheet 8 of 9
File: C:\dallas_logic\altium_dlc\Projects\CMC5001_REV\8_MISC.SchDoc	Plano TX 75074 USA

POWER SUPPLY




Remove fuses if other card in stack sources 3.3V power rail and local DCJACK is attached and powered (should not do this).
CMC5001 may also pull current in from 3.3V pin (local power from external source via header pins).





Design limit per set of four pins is 3A. DC Jack fuse will blow before these will.

DC JACK

INPUT: +3.3V, 2.5A Max.
0.65 mm center pin positive, 2.8 mm outer diameter.



SGND (Shield GND or guard ring) connected to ground power pins at two corners of module.



This document is confidential and is the property of Dallas Logic Corp., Copyright 2009, all rights reserved.

Title: Cardstac Cntrl., Dual Row, Altera MAX	Dallas Logic Corporation
Size: B	Number: CMC5001
Date: 2/25/2012	Revision: A
Time: 4:25:33 PM	Sheet 9 of 9
File: C:\dallas_logic\altium_dlc\Projects\CMC5001_REV\9_PS.SchDoc	Plano TX 75074 USA

