


REV.	DATE	NOTES	BY	APPROVED
X1	04-10-06	First draft release.	E.T.	
A	05-19-06	First manufacturing release.	E.T.	
B	10-23-06	Move of JTAG/ASMI connectors for more space.	E.T.	


DESIGN NOTES

- 1) Cyclone FPGA ports have no ESD or buffer protection. Use ESD precautions when handling Niomite PCB assembly.
- 2) Design provides for extra UCCINT/GND pin requirements of EP2C8 FPGA (can populate with C5 or C8 FPGA).
 - For C5 FPGA devices, IO pins 26, 27, 80, 81 are dedicated to C8 Power connections and are not available.
- 3) Cardstac connector IO pins A11, A12, A14, A15, B13, B14, B15 are input only on the FPGA device.

TABLE OF CONTENTS

COVER.....	1
FPGA CONTROL /LOADER/ CLOCKS.....	2
ROW G, ROW H, FPGA IO	3
ROW A, ROW B, FPGA IO	4
512K X 8 SRAM	5
POWER SUPPLY	6
BYTE BLASTER PORTS, RESET/UMON.....	7
FPGA POWER.....	8
BYPASS CAPS.....	9

		<small>PROPRIETARY INFORMATION</small> The information contained in this document is the property of Dallas Logic Corporation. <small>© 2003 all rights reserved.</small>	
Document: niomite_2c5_2c8_revb			REV: B
Date: 10/24/2006 09:54:36a			Sheet: 1/9





FPGA CONTROL, EPCS LOADER, CLOCKS

PROPRIETARY INFORMATION
 The information contained in this document is
 the property of Dallas Logic Corporation.
 © 2003 all rights reserved.

Dallas Logic

Document: niomite_2c5_2c8_revb	REV: B
Date: 10/24/2006 09:54:36a	Sheet: 2/9

Support for 2C8 FPGA.



ROW G, ROW H, FPGA IO

PROPRIETARY INFORMATION
 The information contained in this document is the property of Dallas Logic Corporation.
 © 2003 all rights reserved.

Dallas Logic

Document: niomite_2c5_2c8_revb REV: B




Date: 10/24/2006 09:54:36a Sheet: 3/9

Support for 2C8 FPGA.

U3B3

IO_LVDS42N	73
IO_LVDS42P	74
IO_LVDS41N_INIT_DONE	75
IO_LVDS41P_NCEO	76
IO_UREFB3N1	79
IO_LVDS37N	80
IO_LVDS37P	81
IO_LVDS36N	86
IO_LVDS36P	87
IO_LVDS35N	92
IO_LVDS35P	93
IO_LVDS34N	94
IO_LVDS34P	96
IO_LVDS33N	97
IO_UREFB3N0	99
IO_LVDS30N	100
IO_LVDS30P	101

EP2C5T144C8



GND
1I2C_SCL
1I2C_SDA
IRQ5B-/3RTS
IRQ4B-/3CTS
RESERVED
GND
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED
RESERVED





J1ROWA

CARDSTAC_HALF_30X2

U3B2

IO_LVDS28N	112
IO_LVDS28P	113
IO_LVDS27N	114
IO_LVDS27P	115
IO_LVDS25N	118
IO_LVDS25P	119
IO_UREFB2N0	120
IO_LVDS24N	121
IO_LVDS24P	122
IO_LVDS21N	125
IO_LVDS21P	126
IO	129
IO_UREFB2N1	132
IO_LVDS17N	133
IO_LVDS17P	134
IO_LVDS13N	135
IO_LVDS13P	136
IO_LVDS12N	137
IO_LVDS12P	139
IO_LVDS11P	141
IO_LVDS11N_DEV_CLRN	142
IO_LVDS10P	143
IO_LVDS10N	144

EP2C5T144C8



1SPI_CLK
1SPI_MOSI
1SPI_MISO
3TX/1SPI_SSN3-
2RX/1SPI_SSN1-
2TX/1SPI_SSN0-
IRQ7B-/2RTS
IRQ6B-/2CTS
D15_I07
D14_I06
D13_I05
D12_I04
D11_I03
D10_I02

J1ROWB

CARDSTAC_HALF_30X2


ROW A, ROW B, FPGA IO

PROPRIETARY INFORMATION
The information contained in this document is the property of Dallas Logic Corporation.
© 2003 all rights reserved.


Dallas Logic

Document: niomite_2c5_2c8_revb REV: B
Date: 10/24/2006 09:54:36a Sheet: 4/9


512K X 8



512K X 8 SRAM


	PROPRIETARY INFORMATION The information contained in this document is the property of Dallas Logic Corporation. © 2003 all rights reserved.	
	Document: niomite_2c5_2c8_revb	REV: B
Date: 10/24/2006 09:54:36a		Sheet: 5/9


MAY ALSO PULL CURRENT IN FROM 3_3V PIN (LOCAL POWER FROM EXTERNAL SOURCE).
 REMOVE FUSE IF OTHER CARD SOURCES 3.3V POWER RAIL AND LOCAL DCJACK IS ATTACHED.




RC1117 Adjustable has a ref voltage of 1.25V.
 No divider on pin 1 gives an output of 1.25V.


POWER SUPPLY


 PROPRIETARY INFORMATION The information contained in this document is the property of Dallas Logic Corporation. © 2003 all rights reserved.	
Document: niomite_2c5_2c8_revb	REV: B
Date: 10/24/2006 09:54:36a	Sheet: 6/9




BYTE BLASTER PORTS, RESET/UMON

 <p>PROPRIETARY INFORMATION The information contained in this document is the property of Dallas Logic Corporation. © 2003 all rights reserved.</p>	
Document: niomite_2c5_2c8_revb	REV: B
Date: 10/24/2006 09:54:36a	Sheet: 7/9





BYPASS CAPS

			PROPRIETARY INFORMATION The information contained in this document is the property of Dallas Logic Corporation. © 2003 all rights reserved.
Document: niomite_2c5_2c8_revb		REV: B	
Date: 10/24/2006 09:54:36a		Sheet: 9/9	