Document Number: MPC17511

Rev. 3.0, 10/2013

# 1.0 A 6.8 V H-Bridge Motor Driver IC

The 17511 is a monolithic H-Bridge designed to be used in portable electronic applications to control small DC motors or bipolar step motors. End applications include head positioners (CDROM or disk drive), camera focus motors, and camera shutter solenoids.

The 17511 can operate efficiently with supply voltages as low as 2.0 V to as high as 6.8 V. Its low  $R_{DS(ON)}$  H-Bridge output MOSFETs (0.46  $\Omega$  typical) can provide continuos motor drive currents of 1.0 A and handle peak currents up to 3.0 A. It is easily interfaced to low-cost MCUs via parallel 3.0 V or 5.0 V compatible logic. The device can be pulse width modulated (PWMed) at up to 200 kHz.

This device contains an integrated charge pump and level shifter (for gate drive voltages), integrated shoot-through current protection (cross-conduction suppression logic and timing), and undervoltage detection and shutdown circuitry.

The 17511 has four operating modes: Forward, Reverse, Brake, and Tri-state (high-impedance).

#### **Features**

- 2.0 to 6.8 V continuous operation
- Output current 1.0 A(DC), 3.0 A (peak)
- MOSFETs < 600 nΩ R<sub>DS(ON)</sub> @ 25 °C guaranteed
- 3.0 V/5.0 V TTL/CMOS compatible logic inputs
- PWM frequencies up to 200 kHz
- Undervoltage shutdown
- Low power consumption
- Integrated charge pump
- Shoot-through current protection
- External MOSFET control circuit

# 17511

#### H-BRIDGE MOTOR DRIVER IC





EV SUFFIX) 98ASA10614D 16-Pin VMFP EP SUFFIX 98ARL10577D 24-PIN QFN

ORDERING INFORMATION				
Device	Temperature Range (T <sub>A</sub> )	Package		
MPC17511EP/R2	-20 to 65 ℃	24 QFN		
MPC17511EV/EL	-20 to 65 C	16 VMFP		




Figure 1. 17511 Simplified Application Diagram



# INTERNAL BLOCK DIAGRAM




Figure 2. 17511 Simplified Internal Block Diagram

# **PIN CONNECTIONS**




Figure 3. VMFP Pin Connections

Table 1. 17511 VMFP Pin Function Description

Pin Number	Pin Name	Formal Name	Definition	
1	C2L	Charge Pump 2L	Charge pump bucket capacitor 2 (negative pole).	
2	C1H	Charge Pump 1H	Charge pump bucket capacitor 1 (positive pole).	
3	C1L	Charge Pump 1L	Charge pump bucket capacitor 1 (negative pole).	
4	VM	Motor Drive Power Supply	Driver power supply voltage input pin.	
5	V <sub>DD</sub>	Logic Supply	Control circuit power supply pin.	
6	IN1	Input Control 1	Control signal input 1	
7	IN2	Input Control 2	Control signal input 2.	
8	EN	Enable Control	Enable control signal input pin.	
9	LGND	Logic Ground	Logic ground pin.	
10	GIN	Gate Driver Input	LOW True control signal for GOUT pin.	
11	OUT1	H-Bridge Output 1	Driver output 1 (right half of H-Bridge).	
12	PGND	Power Ground	Driver ground pin.	
13	OUT2	H-Bridge Output 2	Driver output 2 (left half of H-Bridge).	
14	GOUT	Gate Driver Output	Output gate driver signal to external MOSFET switch.	
15	C <sub>RES</sub>	Charge Pump Output Capacitor Connection	Charge pump reservoir capacitor pin.	
16	C2H	Charge Pump 2H	Charge pump bucket capacitor 2 (positive pole).	




Figure 4. QFN Pin Connections

Table 2. 17511 QFN Pin Function Description

Pin Number	Pin Name	Formal Name	Definition
1, 2, 3, 4	VM	Motor Drive Power Supply	Driver power supply voltage input pin.
5, 6, 13, 18	NC	No Connect	This pin is not used.
7	V <sub>DD</sub>	Logic Supply	Control circuit power supply pin.
8	IN1	Logic Input Control 1	Control signal input 1.
9	IN2	Logic Input Control 2	Control signal input 2.
10	EN	Enable Control	Enable control signal input pin.
11	LGND	Logic Ground	Logic ground pin.
12	GIN	Gate Driver Input	LOW = True control signal for GOUT pin.
14	OUT1	Output 1	Driver output 1 (right half of H-Bridge).
15, 16	PGND	Power Ground	Driver ground pin.
17	OUT2	Output 2	Driver output 2 (left half of H-Bridge).
19	GOUT	Gate Driver Output	Output gate driver signal to external MOSFET switch.
20	CRES	Pre-Driver Power Supply	Pre-driver circuit power supply pin.
21	C2H	Charge Pump 2H	Charge pump bucket capacitor 2 (positive pole).
22	C2L	Charge Pump 2L	Charge pump bucket capacitor 2 (negative pole).
23	C1H	Charge Pump 1H	Charge pump bucket capacitor 1 (positive pole).
24	C1L	Charge Pump 1L	Charge pump bucket capacitor 1 (negative pole).

# **ELECTRICAL CHARACTERISTICS**

# **MAXIMUM RATINGS**

#### **Table 3. Maximum Ratings**

All voltages are with respect to ground unless otherwise noted. Exceeding the ratings may cause a malfunction or permanent damage to the device.

Rating	Symbol	Value	Unit
Motor Supply Voltage	V <sub>M</sub>	-0.5 to 8.0	V
Charge Pump Output Voltage	VCRES	-0.5 to 14.0	V
Logic Supply Voltage	V <sub>DD</sub>	-0.5 to 7.0	V
Signal Input Voltage (EN, IN1, IN2, GIN)	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> +0.5	V
Driver Output Current			А
Continuous	Io	1.0	
Peak <sup>(1)</sup>	I <sub>OPK</sub>	3.0	
ESD Voltage (2)			V
Human Body Model	V <sub>ESD1</sub>	±1800	
Machine Model	V <sub>ESD2</sub>	±100	
Storage Temperature Range	T <sub>STG</sub>	-55 to 150	°C
Operating Junction Temperature	TJ	-20 to 150	°C
Thermal Resistance (3)	$R\theta_{JA}$		°C/W
24 Pin QFN		50	
16 Pin VMFP		150	
Power Dissipation (4)	P <sub>D</sub>		mW
24 Pin QFN		2500	
16 Pin VMFP		830	
Soldering Temperature (5)	T <sub>SOLDER</sub>	245	°C
Peak Package Reflow Temperature During Reflow (6), (7)	T <sub>PPRT</sub>	Note 7	C

#### Notes

- 1.  $T_A = 25$  °C, 10 ms pulse width at 200 ms intervals.
- 2. ESD1 testing is performed in accordance with the Human Body Model ( $C_{ZAP} = 100 \text{ pF}$ ,  $R_{ZAP} = 1500 \Omega$ ), ESD2 testing is performed in accordance with the Machine Model ( $C_{ZAP} = 200 \text{ pF}$ ,  $R_{ZAP} = 0 \Omega$ ).
- 3. QFN24: 45 x 30 x 1 [mm] glass EPOXY board mount. (See: recommended heat pattern) VMFP16: 37 x 50 x 1.6 [mm] glass EPOXY board mount. When the exposed pad is bonded, Rsj is not performed.
- 4. Maximum at  $T_A = 25$  °C. When the exposed pad is bonded, Rsj is not performed.
- Soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.
- 6. Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.
- 7. Freescale's Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL), Go to www.freescale.com, search by part number [e.g. remove prefixes/suffixes and enter the core ID to view all orderable parts. (i.e. MC33xxxD enter 33xxx), and review parametrics.

#### STATIC ELECTRICAL CHARACTERISTICS

#### **Table 4. Static Electrical Characteristics**

Characteristics noted under conditions  $T_A$  = 25 °C,  $V_M$  =  $V_{DD}$  = 5.0 V, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at  $T_A$  = 25 °C under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
POWER	<u> </u>				
Driver Circuit Power Supply Voltage	$V_{M}$	2.0	5.0	6.8	V
Logic Supply Voltage	$V_{DD}$	2.7	5.0	5.7	V
Capacitor for Charge Pump	C1, C2, C3	0.01	0.1	1.0	μF
Standby Power Supply Current					
Motor Supply Standby Current	IV <sub>MSTBY</sub>	_	_	1.0	μΑ
Logic Supply Standby Current (8)	<sup>I</sup> V <sub>DDSTBY</sub>	-	-	1.0	mA
Operating Power Supply Current					
Logic Supply Current (9)	<sup>I</sup> V <sub>DD</sub>	_	_	3.0	mA
Charge Pump Circuit Supply Current	<sup>I</sup> C <sub>RES</sub>	-	-	0.7	mA
Low V <sub>DD</sub> Detection Voltage <sup>(10)</sup>	V <sub>DD</sub> DET	1.5	2.0	2.5	V
Driver Output ON Resistance (11)	R <sub>DS(ON)</sub>	-	0.46	0.60	Ω
GATE DRIVE		!	·	<del>!</del>	
Gate Drive Voltage (12)	VCRES				V
No Current Load	323	12	13	13.5	
Gate Drive Ability (Internally Supplied)	VCRESLOAD				V
$^{I}C_{RES} = -1.0 \text{ mA}$		10	11.2	-	
Gate Drive Output					V
$I_{OUT} = -50 \mu A$	V <sub>GOUTHIGH</sub>	VC <sub>RES</sub> -0.5	VC <sub>RES</sub> -0.1	<sup>∨</sup> C <sub>RES</sub>	
$I_{IN} = 50 \mu A$	V <sub>GOUTLOW</sub>	LGND	LGND+0.1	LGND+0.5	
CONTROL LOGIC	<u> </u>				
Logic Input Voltage	V <sub>IN</sub>	0	-	$V_{DD}$	V
Logic Input Function (2.7 V < V <sub>DD</sub> < 5.7 V)					
High-level Input Voltage	V <sub>IH</sub>	V <sub>DD</sub> x 0.7	_	-	V
Low-level Input Voltage	V <sub>IL</sub>		-	V <sub>DD</sub> x 0.3	V
High-level Input Current	I <sub>IH</sub>	_	_	1.0	μΑ
Low-level Input Current	I <sub>IL</sub>	-1.0	_	_	μΑ
Pull-Up Resistance (EN, GIN)	R <sub>PU</sub>	50	100	200	kΩ

#### Notes

- 8.  ${}^{\rm I}{\rm V}_{\rm DDSTBY}$  includes current to the predriver circuit.
- 9.  $I_{V_{DD}}$  includes current to the predriver circuit.
- 10. Detection voltage is defined as when the output becomes high-impedance after  $V_{DD}$  drops below the detection threshold. When the gate voltage  $V_{CRES}$  is applied from an external source,  $V_{CRES} = 7.5 \text{ V}$ .
- 11.  $I_0 = 1.0 \text{ A source} + \text{sink}.$
- 12. Input logic signal not present.

# **DYNAMIC ELECTRICAL CHARACTERISTICS**

#### **Table 5. Dynamic Electrical Characteristics**

Characteristics noted under conditions  $T_A$  = 25 °C,  $V_M$  =  $V_{DD}$  = 5.0 V, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at  $T_A$  = 25 °C under nominal conditions, unless otherwise noted.

Characteristic	Symbol	Min	Тур	Max	Unit
INPUT (EN, IN1, IN2, GIN)	<u> </u>				•
Pulse Input Frequency	f <sub>IN</sub>	-	-	200	kHz
Input Pulse Rise Time (13)	t <sub>R</sub>	-	-	1.0 (14)	μS
Input Pulse Fall Time (15)	t <sub>F</sub>	-	-	1.0 (14)	μS
OUTPUT	<u>.</u>				
Propagation Delay Time					μS
Turn-ON Time	t <sub>PLH</sub>	-	0.55	1.0	
Turn-OFF Time	t <sub>PHL</sub>	_	0.55	1.0	
GOUT Propagation Delay Time					μS
Turn-ON Time	t <sub>SON</sub>	_	0.15	0.5	
Turn-OFF Time	tsoff	_	0.15	0.5	
Charge Pump Circuit (16)	tV CRESON				ms
Rise Time (17)		_	0.1	3.0	
Low-Voltage Detection Time	t VDDDET	-	-	10	ms

#### Notes

- 13. Time is defined between 10% and 90%.
- 14. That is, the input waveform slope must be steeper than this.
- 15. Time is defined between 90% and 10%.
- 16. When C1 = C2 = C3 = 0.1  $\mu$ F.
- 17. Time to charge  $C_{RES}$  to 11 V after application of  $V_{DD}$ .

# **TIMING DIAGRAMS**




Figure 5.  $t_{PLH}$ ,  $t_{PHL}$ , and  $t_{PZH}$  Timing




Figure 6. Low-Voltage Detection

# ELECTRICAL CHARACTERISTICS TIMING DIAGRAMS

Table 6. Truth Table

	INPUT				OUTPUT	
EN	IN1	IN2	GIN	OUT1	OUT2	GOUT
Н	Н	Н	X	L	L	Х
Н	Н	L	X	Н	L	Х
Н	L	Н	Х	L	Н	Х
Н	L	L	X	Z	Z	Х
L	Х	Х	X	L	L	L
Н	Х	Х	Н	Х	Х	L
Н	Х	Х	L	Х	Х	Н

H = High.

L = Low.

Z = High-impedance.

X = Don't care.

# **FUNCTIONAL DESCRIPTION**

#### INTRODUCTION

The 17511 is a monolithic H-Bridge power IC applicable to small DC motors used in portable electronics. The 17511 can operate efficiently with supply voltages as low as 2.0 V to as high as 6.8 V, and it can provide continuos motor drive currents of 1.0 A while handling peak currents up to 3.0 A. It is easily interfaced to low-cost MCUs via parallel 3.0 V or 5.0 V compatible logic. The device can be pulse width modulated (PWM-ed) at up to 200 kHz. The 17511 has four operating modes: Forward, Reverse, Brake, and Tri-State (high-impedance).

Basic protection and operational features (direction, dynamic braking, PWM control of speed and torque, main power supply undervoltage detection and shutdown, logic power supply undervoltage detection and shutdown), in addition to the 1.0 A rms output current capability, make the 17511 a very attractive, cost-effective solution for controlling a broad range of small DC motors. In addition, a pair of 17511 devices can be used to control bipolar step motors. The 17511 can also be used to excite transformer primary

windings with a switched square wave to produce secondary winding AC currents.

As shown in Figure 2, the 17511 is a monolithic H-Bridge with built-in charge pump circuitry. For a DC motor to run, the input conditions need to be set as follows: enable input logic HIGH, one Input logic LOW, and the other input logic HIGH (to define output polarity). The 17511 can execute dynamic braking by setting both IN1 and IN2 logic HIGH, causing both low side MOSFETs in the output H-Bridge to turn ON. Dynamic braking can also implemented by taking the enable logic LOW. The output of the H-Bridge can be set to an opencircuit high-impedance (Z) condition by taking both IN1 and IN2 logic LOW. (refer to Table 6).

The 17511 outputs are capable of providing a continuous DC load current of up to 1.2 A. An internal charge pump supports PWM frequencies to 200 kHz. The EN pin also controls the charge pump, turning it off when EN = LOW, thus placing the 17511 in a power-conserving sleep mode.

# **FUNCTIONAL PIN DESCRIPTION**

#### **OUT1 AND OUT2**

The OUT1 and OUT2 pins provide the connection to the internal power MOSFET H-Bridge of the IC. A typical load connected between these pins would be a small DC motor. These outputs connect to either VM or PGND, depending on the states of the control inputs (refer to Table 6).

#### **PGND AND LGND**

The power and logic ground pins (PGND and LGND) should be connected together with a very low-impedance connection.

#### **CRES**

The CRES pin provides the connection for the external reservoir capacitor (output of the charge pump). Alternatively this pin can also be used as an input to supply gate-drive voltage from an external source via a series current-limiting resistor. The voltage at the CRES pin is approximately three times the  $\rm V_{\rm DD}$  voltage, as the internal charge pump utilizes a voltage tripler circuit. The  $\rm ^VC_{RES}$  voltage is used by the IC to supply gate drive for the internal power MOSFET H-Bridge.

#### **VM**

The VM pins carry the main supply voltage and current into the power sections of the IC. This supply then becomes controlled and/or modulated by the IC as it delivers the power to the load attached between OUT1 and OUT2. All VM pins must be connected together on the printed circuit board with as short as possible traces offering as low-impedance as possible between pins.

VM has an undervoltage threshold. If the supply voltage drops below the undervoltage threshold, the output power stage switches to a tri-state condition. When the supply voltage returns to a level above the threshold, the power stage automatically resumes normal operation according to the established condition of the input pins.

# IN1, IN2, AND EN

The IN1, IN2, and EN pins are input control pins used to control the outputs. These pins are 5.0 V CMOS-compatible inputs with hysteresis. The IN1, IN2, and EN work together to control OUT1 and OUT2 (refer to Table 6).

#### GIN

The  $\overline{\text{GIN}}$  input controls the GOUT pin. When  $\overline{\text{GIN}}$  is set logic LOW, GOUT supplies a level-shifted high side gate drive signal to an external MOSFET. When  $\overline{\text{GIN}}$  is set logic HIGH, GOUT is set to GND potential.

#### C1L AND C1H, C2L AND C2H

These two pairs of pins, the C1L and C1H and the C2L and C2H, connect to the external bucket capacitors required by the internal charge pump. The typical value for the bucket capacitors is 0.1  $\mu\text{F}.$ 

#### **GOUT**

The GOUT output pin provides a level-shifted, high side gate drive signal to an external MOSFET with  $C_{\rm ISS}$  up to 500 pF.

# FUNCTIONAL DESCRIPTION FUNCTIONAL PIN DESCRIPTION

# $\mathbf{V}_{\text{DD}}$

The VDD pin carries the 5.0 V supply voltage and current into the logic sections of the IC. VDD has an undervoltage threshold. If the supply voltage drops below the undervoltage threshold, the output power stage switches to a tri-state

condition. When the supply voltage returns to a level that is above the threshold, the power stage automatically resumes normal operation according to the established condition of the input pins.

# TYPICAL APPLICATIONS

Figure 7 shows a typical application for the 17511. When applying the gate voltage to the CRES pin from an external

source, be sure to connect it via a resistor equal to, or greater than,  $R_G = {}^V C_{RES}/0.02~\Omega.$ 




Figure 7. 17511 Typical Application Diagram

# **CEMF SNUBBING TECHNIQUES**

Care must be taken to protect the IC from potentially damaging CEMF spikes induced when commutating currents in inductive loads. Typical practice is to provide snubbing of voltage transients via placing a capacitor or zener at the supply pin (VM) (see Figure 8).





Figure 8. CEMF Snubbing Techniques

# **PACKAGING**

# **PACKAGE DIMENSIONS**

For the most current package revision, visit <a href="https://www.freescale.com">www.freescale.com</a> and perform a keyword search using the "98A" listed below.



	FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	TO SCALE
	TITLE: 16LD VMFP, 5.30 X 5.45 PKG		DOCUMENT NO	1: 98ASA10614D	REV: B
	0.65 PITCH CASE OUTLINE		CASE NUMBER	1563-02	07 NOV 2007
			STANDARD: NO	N-JEDEC	

EV (PB-FREE) SUFFIX 16-PIN VMFP 98ASA10614D ISSUE B


#### NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- THIS DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS. MOLD FLASH, PROTRUSION OR GATE BURRS SHALL NOT EXCEED 0.15 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- THIS DIMENSION DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSIONS. INTER-LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED 0.25 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.4 mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 mm AND 0.25 mm FROM THE LEAD TIP.
- THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM. THIS DIMENSION IS DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTER-LEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.

© FREESCALE SEMICONDUCTOR, INC.  ALL RIGHTS RESERVED.  MECH.		L OUTLINE	PRINT VERSION NO	TO SCALE
TITLE: 16LD VMFP, 5.30 X 5.45 PKG		DOCUMENT NO	98ASA10614D	REV: B
0.65 PITCH CASE OUTLINE		CASE NUMBER	1563-02	07 NOV 2007
		STANDARD: NE	IN-JEDEC	


EV (PB-FREE) SUFFIX 16-PIN VMFP 98ASA10614D ISSUE B

# PACKAGE DIMENSIONS (CONTINUED)



© FREESCALE SEMICONDUCTOR, INC.  ALL RIGHTS RESERVED.  MECHANICA		L OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE: THERMALLY ENHANCED QUAD		DOCUMENT NO	): 98ARL10577D	REV: B
FLAT NON-LEADED PACKAGE (QFN) 24 TERMINAL, 0.5 PITCH (4 X 4 X 1)		CASE NUMBER	: 1508–02	28 DEC 2005
		STANDARD: NO	N-JEDEC	

**EP (PB-FREE) SUFFIX**24-PIN QFN
98ARL10577D
ISSUE B



EP (PB-FREE) SUFFIX 24-PIN QFN 98ARL10577D ISSUE B

# PACKAGING PACKAGE DIMENSIONS

#### NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. THE COMPLETE JEDEC DESIGNATOR FOR THIS PACKAGE IS: HF-PQFN.

4. COPLANARITY APPLIES TO LEADS AND DIE ATTACH PAD.

5. MIN. METAL GAP SHOULD BE 0.2MM.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.  MECHANICAL		L OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE: THERMALLY ENHANCED QUAD		DOCUMENT NO	): 98ARL10577D	REV: B
FLAT NON-LEADED PACKAGE (QFN) 24 TERMINAL, 0.5 PITCH (4 X 4 X 1)		CASE NUMBER: 1508-02 28 DEC 200		28 DEC 2005
		STANDARD: NO	N-JEDEC	

**EP (PB-FREE) SUFFIX** 24-PIN QFN 98ARL10577D ISSUE B

# **REVISION HISTORY**

REVISION	DATE	DESCRIPTION OF CHANGES
1.0	7/2006	Implemented Revision History page
		Converted to Freescale format
2.0	5/2010	Updated Figures 1 and 2 to reflect correct pin names
3.0	10/2013	Corrected Ordering information to MPC17511EP and MPC17511EV/EL
		<ul> <li>Corrected packaging drawings to 98ASA10614D and 98ARL10577D</li> </ul>
		Corrected Figure 1 and some text for GIN
		Corrected page footers to 17511
		Corrected Table 6 - now on 1 page.

**REVISION HISTORY** 



How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off.SMARTMOS is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2013 Freescale Semiconductor, Inc.

Document Number: MPC17511

Rev. 3.0 10/2013

