## 7/8-Bit Single/Dual SPI Digital POT with Volatile Memory

## Features

- Single or Dual Resistor Network options
- Potentiometer or Rheostat configuration options
- Resistor Network Resolution
- 7-bit: 128 Resistors (129 Steps)
- 8-bit: 256 Resistors (257 Steps)
- $\mathrm{R}_{\mathrm{AB}}$ Resistances options of:
- $5 \mathrm{k} \Omega$
- $10 \mathrm{k} \Omega$
- $50 \mathrm{k} \Omega$
- $100 \mathrm{k} \Omega$
- Zero Scale to Full-Scale Wiper operation
- Low Wiper Resistance: $75 \Omega$ (typical)
- Low Tempco:
- Absolute (Rheostat): 50 ppm typical $\left(0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C}\right)$
- Ratiometric (Potentiometer): 15 ppm typical
- SPI Serial Interface ( 10 MHz , modes 0,0 \& 1,1)
- High-Speed Read/Writes to wiper registers
- SDI/SDO multiplexing (MCP41X1 only)
- Resistor Network Terminal Disconnect Feature via:
- Shutdown pin ( $\overline{\mathrm{SHDN}}$ )
- Terminal Control (TCON) Register
- Brown-out reset protection (1.5V typical)
- Serial Interface Inactive current (2.5 uA typical)
- High-Voltage Tolerant Digital Inputs: Up to 12.5 V
- Supports Split Rail Applications
- Internal weak pull-up on all digital inputs
- Wide Operating Voltage:
- 2.7V to 5.5 V - Device Characteristics Specified
- 1.8 V to 5.5 V - Device Operation
- Wide Bandwidth (-3 dB) Operation:
- 2 MHz (typical) for $5.0 \mathrm{k} \Omega$ device
- Extended temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$


## Description

The MCP41XX and MCP42XX devices offer a wide range of product offerings using an SPI interface. This family of devices support 7-bit and 8-bit resistor networks, and Potentiometer and Rheostat pinouts.

Package Types (top view)

MCP41X1 $c$| MCP41X2 |
| :---: |
| Single Rheostat |





[^0]
## MCP413X/415X/423X/425X

## Device Block Diagram



## Device Features

| Device |  | Wiper Configuration |  |  |  |  | Resistance (typical) |  | $\begin{aligned} & \text { n } \\ & \stackrel{2}{*} \\ & \vdots \\ & \stackrel{0}{0} \\ & \# \end{aligned}$ | $V_{D D}$ Operating Range ${ }^{(2)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  | $\mathrm{R}_{\mathrm{AB}}$ Options (k) | Wiper - $\mathrm{R}_{\mathrm{W}}$ <br> ( $\Omega$ ) |  |  |
| MCP4131 | 1 | tentiom | SPI | RAM | No | Mid-Scale | 5.0, 10.0, 50.0, 100.0 | 75 | 129 | 1.8 V to 5.5 V |
| M | 1 | Rheostat | SPI | RAM | No | Mid-Scal | 5.0, 10.0, 50.0, 100.0 | 75 | 129 | 1.8 V to 5.5 V |
| MCP414 | 1 | otentiomete | SP | EE | Ye | V | 5.0, 10.0, 50.0, | 75 | 129 | 2.7 V to 5.5 V |
| MCP4142 | 1 | Rheostat | SP | EE | Ye | NV | 5.0, 10.0, 50.0, 100 | 75 | 129 | 2.7 V to |
| MCP415 | 1 | entiomete | SP | RAM | No | Mid-Sca | 5.0, 10.0, 50.0, 100.0 | 75 | 257 | 1.8 V to 5.5 V |
| MCP | 1 | Rheostat | SP | RAM | No | Mid-Sca | 5.0, 10.0, 50.0, 100.0 | 75 | 257 | 1.8 V to 5.5 V |
| MCP4161 | 1 | Potentiomete | SP | EE | Yes | NV Wip | 5.0, 10.0, 50.0, 100.0 | 75 | 257 | 2.7 V to 5.5 V |
| MCP4162 | 1 | Rheostat | S | EE | Ye | NV Wip | 5.0, 10.0, 50.0, 100.0 | 75 | 257 | 2.7 V to 5.5 |
| MCP4231 | 2 | tentiomete | SP | RA | No | Mid-Sca | 5.0, 10.0, 50.0, 100.0 | 75 | 129 | 1.8 V to 5.5 V |
| MCP4232 | 2 | Rheostat | SP | RAM | No | Mid-Scale | 5.0, 10.0, 50.0, 100.0 | 75 | 129 | 1.8 V to 5.5 V |
| MCP4241 | 2 | Potentiometer | SP | E | Ye | NV Wiper | 5.0, 10.0, 50.0, 100.0 | 75 | 129 | 2.7 V to |
| MCP4242 | 2 | Rheostat | SP | EE | Yes | NV Wip | 5.0, 10.0, 50.0, 100.0 | 75 | 129 | 2.7 V to 5.5 V |
| MCP4251 ${ }^{(3)}$ | 2 | Potentiometer | SPI | RAM | No | Mid-Scale | 5.0, 10.0, 50.0, 100.0 | 75 | 257 | 1.8 V to 5.5 V |
| MCP4252 ${ }^{(3)}$ | 2 | Rheostat | S | RAM | No | d-Sca | 5.0, 10.0, 50.0, 100.0 | 75 | 257 | 1.8 V to 5.5 V |
| MCP4261 | 2 | Potentiometer ${ }^{(1)}$ | SPI | EE | Yes | NV Wip | 5.0, 10.0, 50.0, 100.0 | 75 | 257 | 2.7 V to 5.5 V |
| MCP4262 | 2 | Rheostat | SPI | EE | Yes | NV Wiper | 5.0, 10.0, 50.0, 100.0 | 75 | 257 | 2.7 V to 5.5 V |

Note 1: Floating either terminal (A or B) allows the device to be used as a Rheostat (variable resistor).
2: Analog characteristics only tested from 2.7 V to 5.5 V unless otherwise noted.
3: Please check Microchip web site for device release and availability.

### 1.0 ELECTRICAL CHARACTERISTICS

|  |
| :---: |
| Voltage on $\mathrm{V}_{\text {DD }}$ with respect to $\mathrm{V}_{\text {SS }}$.............. -0.6 V to +7.0 V |
| Voltage on CS, SCK, SDI, SDI/SDO, and |
|  |
| Voltage on all other pins (PxA, PxW, PxB, and |
|  |
| Input clamp current, $\mathrm{I}_{\mathrm{IK}}$ |
| ( $\mathrm{V}_{1}<0, \mathrm{~V}_{1}>\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{1}>\mathrm{V}_{\mathrm{Pp}}$ ON HV pins) ..................... $\pm 20 \mathrm{~mA}$ |
| $\left(\mathrm{V}_{\mathrm{O}}<0\right.$ or $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{DD}}$ ) .......................................... $\pm 20 \mathrm{~mA}$ |
| Maximum output current sunk by any Output pin |
| 25 mA |
| Maximum output current sourced by any Output pin |
| Maximum current out of $\mathrm{V}_{\text {SS }}$ pin ............................ 100 mA |
| Maximum current into $\mathrm{V}_{\mathrm{DD}} \mathrm{pin}$................................ 100 mA |
| Maximum current into PxA, PxW \& PxB pins ........... $\pm 2.5 \mathrm{~mA}$ |
| Storage temperature ............................... $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Ambient temperature with power applied |
| $40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Total power dissipation (Note 1) ............................ 400 mW |
| Soldering temperature of leads (10 seconds) ............ $+300^{\circ} \mathrm{C}$ |
| ESD protection on all pins ............................................................................................ $\geq 300 \mathrm{kV}$ (MBM), |
| J) |

$\dagger$ Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note 1: Power dissipation is calculated as follows:

$$
\text { Pdis }=\text { VDD } \times\left\{I D D-\sum \mathrm{IOH}\right\}+\sum\{(\mathrm{VDD}-\mathrm{VOH}) \times \mathrm{IOH}\}+\sum(\mathrm{VOl} \times \mathrm{IOL})
$$

## AC/DC CHARACTERISTICS

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym | Min | Typ | Max | Units |  | Conditions |
| Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | 2.7 | - | 5.5 | V |  |  |
|  |  | 1.8 | - | 2.7 | V | Serial Interface only. |  |
| $\overline{\mathrm{CS}}, \mathrm{SDI}, \mathrm{SDO}$, SCK, SHDN pin Voltage Range | $\mathrm{V}_{\mathrm{HV}}$ | $\mathrm{V}_{\mathrm{SS}}$ | - | 12.5 V | V | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}} \geq \\ & 4.5 \mathrm{~V} \end{aligned}$ | The $\overline{\mathrm{CS}}$ pin will be at one of three input levels ( $\mathrm{V}_{\mathrm{IL}}, \mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IHH}}$ ). (Note 6) |
|  |  | $\mathrm{V}_{\text {SS }}$ | - | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}+ \\ 8.0 \mathrm{~V} \end{gathered}$ | V | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}< \\ & 4.5 \mathrm{~V} \end{aligned}$ |  |
| $V_{D D}$ Start Voltage to ensure Wiper Reset | $\mathrm{V}_{\mathrm{BOR}}$ | - | - | 1.65 | V | RAM retention voltage ( $\mathrm{V}_{\text {RAM }}$ ) < $\mathrm{V}_{\text {BOR }}$ |  |
| $V_{D D}$ Rise Rate to ensure Power-on Reset | $V_{\text {DDRR }}$ | (Note 9) |  |  |  |  |  |
| Delay after device exits the reset state $\left(\mathrm{V}_{\mathrm{DD}}>\mathrm{V}_{\mathrm{BOR}}\right)$ | TBORD | - | 10 | 20 | $\mu \mathrm{s}$ |  |  |
| Supply Current (Note 10) | $\mathrm{I}_{\mathrm{DD}}$ | - | - | 450 | $\mu \mathrm{A}$ | Serial Interface Active, $V_{D D}=5.5 \mathrm{~V}, \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{SCK} @ 5 \mathrm{MHz}$, write all 0's to volatile Wiper 0 (address Oh) |  |
|  |  | - | 2.5 | 5 | $\mu \mathrm{A}$ | Serial Interface Inactive, $\overline{C S}=V_{I H}, V_{D D}=5.5 \mathrm{~V}$ |  |
|  |  | - | 0.55 | 1 | mA | Serial Interface Active, $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IHH}}$, SCK @ 5 MHz , decrement volatile Wiper 0 (address Oh) |  |

Note 1: Resistance is defined as the resistance between terminal $A$ to terminal $B$.
2: INL and DNL are measured at $V_{W}$ with $V_{A}=V_{D D}$ and $V_{B}=V_{S S}$.
3: MCP4XX1 only.
4: MCP4XX2 only, includes $\mathrm{V}_{\text {WZSE }}$ and $\mathrm{V}_{\text {WFSE }}$.
5: Resistor terminals $A, W$ and $B$ 's polarity with respect to each other is not restricted.
6: This specification by design.
7: Non-linearity is affected by wiper resistance $\left(R_{W}\right)$, which changes significantly over voltage and temperature.
8: The MCP4XX1 is externally connected to match the configurations of the MCP41X2 and MCP42X2, and then tested.
9: $\mathrm{POR} / \mathrm{BOR}$ is not rate dependent.
10: Supply current is independent of current through the resistor network.

## AC/DC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym | Min | Typ | Max | Units |  | Conditions |
| Resistance$( \pm 20 \%)$ | $\mathrm{R}_{\mathrm{AB}}$ | 4.0 | 5 | 6.0 | k $\Omega$ | -502 devices (Note 1) |  |
|  |  | 8.0 | 10 | 12.0 | k $\Omega$ | -103 devices (Note 1) |  |
|  |  | 40.0 | 50 | 60.0 | k ת | -503 devices (Note 1) |  |
|  |  | 80.0 | 100 | 120.0 | k $\Omega$ | -104 devices (Note 1) |  |
| Resolution | N | 257 |  |  | Taps | 8-bit | No Missing Codes |
|  |  | 129 |  |  | Taps | 7-bit | No Missing Codes |
| Step Resistance | $\mathrm{R}_{\mathrm{S}}$ | - | $\begin{aligned} & \mathrm{R}_{\mathrm{AB}} / \\ & (256) \end{aligned}$ | - | $\Omega$ | 8-bit | Note 6 |
|  |  | - | $\begin{aligned} & \mathrm{R}_{\mathrm{AB}} / \\ & (128) \end{aligned}$ | - | $\Omega$ | 7-bit | Note 6 |
| Nominal Resistance Match | $\begin{gathered} \left\|\mathrm{R}_{\mathrm{AB} 0}-\mathrm{R}_{\mathrm{AB} 1}\right\| \\ / \mathrm{R}_{\mathrm{AB}} \\ \hline \end{gathered}$ | - | 0.2 | 1.25 | \% | MCP42X1 devices only |  |
|  | $\begin{gathered} \left\|\mathrm{R}_{\mathrm{BW}-}-\mathrm{R}_{\mathrm{BW} 1}\right\| \\ / \mathrm{R}_{\mathrm{BW}} \\ \hline \end{gathered}$ | - | 0.25 | 1.5 | \% | MCP42X2 devices only, Code = Full-Scale |  |
| Wiper Resistance (Note 3, Note 4) | $\mathrm{R}_{\mathrm{W}}$ | - | 75 | 160 | $\Omega$ | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=2.0 \mathrm{~mA}$, code $=00 \mathrm{~h}$ |  |
|  |  | - | 75 | 300 | $\Omega$ | $V_{D D}=$ | .7 V, $\mathrm{I}_{\mathrm{W}}=2.0 \mathrm{~mA}$, code $=00 \mathrm{~h}$ |
| Nominal Resistance Tempco | $\Delta \mathrm{R}_{\mathrm{AB}} / \Delta \mathrm{T}$ | - | 50 | - | ppm/ ${ }^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathrm{A}}=-20^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |
|  |  | - | 100 | - | ppm/ ${ }^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
|  |  | - | 150 | - | ppm $/{ }^{\circ} \mathrm{C}$ | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Ratiometeric Tempco | $\Delta \mathrm{V}_{\mathrm{WB}} / \Delta \mathrm{T}$ | - | 15 | - | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | Code $=$ Midscale (80h or 40h) |  |
| Resistor Terminal Input Voltage Range (Terminals A, B and W) | $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{W}}, \mathrm{V}_{\mathrm{B}}$ | $\mathrm{V}_{\text {SS }}$ | - | $V_{\text {DD }}$ | V | Note 5, Note 6 |  |
| Maximum current through A, W or B | IW | - | - | 2.5 | mA | Note 6, Worst case current through wiper when wiper is either Full-Scale or Zero Scale. |  |
| Leakage current | $\mathrm{I}_{\text {WL }}$ | - | 100 | - | nA | MCP4XX1 PxA $=\mathrm{PxW}=\mathrm{PxB}=\mathrm{V}_{\text {SS }}$ |  |
| into A, W or B |  | - | 100 | - | nA | MCP4XX2 PxB $=\mathrm{PxW}=\mathrm{V}_{S S}$ |  |

Note 1: Resistance is defined as the resistance between terminal A to terminal B.
2: INL and DNL are measured at $V_{W}$ with $V_{A}=V_{D D}$ and $V_{B}=V_{S S}$.
3: MCP4XX1 only.
4: MCP4XX2 only, includes $V_{\text {WZSE }}$ and $V_{\text {WFSE }}$.
5: Resistor terminals $A, W$ and $B$ 's polarity with respect to each other is not restricted.
6: This specification by design.
7: Non-linearity is affected by wiper resistance $\left(\mathrm{R}_{\mathrm{W}}\right)$, which changes significantly over voltage and temperature.
8: The MCP4XX1 is externally connected to match the configurations of the MCP41X2 and MCP42X2, and then tested.
9: $\mathrm{POR} / \mathrm{BOR}$ is not rate dependent.
10: Supply current is independent of current through the resistor network.

## MCP413X/415X/423X/425X

## AC/DC CHARACTERISTICS (CONTINUED)

| DC Characteristic |  | Standa <br> Operati <br> All para <br> $V_{D D}=+$ <br> Typical | Operatin Tempera <br> ters appl <br> V to 5.5 <br> cification | Cond e across $5 \mathrm{k} \Omega$, repres | s (un $40^{\circ} \mathrm{C}$ <br> speci $\Omega, 50$ values | s other <br> $\leq+125$ <br> d opera <br> , 100 k <br> or $V_{D D}$ | vise C (ex <br> ng ran <br> devic <br> 5.5 V , | pecified) <br> ended) <br> ges unless noted. <br> es. $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym | Min | Typ | Max | Units |  |  | Conditions |
| Full-Scale Error | $\mathrm{V}_{\text {WFSE }}$ | -6.0 | -0.1 | - | LSb | $5 \mathrm{k} \Omega$ | 8-bit | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
| (MCP4XX1 only) |  | -4.0 | -0.1 | - | LSb |  | 7-bit | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
| (8-bit code = |  | -3.5 | -0.1 | - | LSb | $10 \mathrm{k} \Omega$ | 8-bit | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
| 7-b |  | -2.0 | -0.1 | - | LSb |  | 7-bit | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
|  |  | -0.8 | -0.1 | - | LSb | $50 \mathrm{k} \Omega$ | 8-bit | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
|  |  | -0.5 | -0.1 | - | LSb |  | 7-bit | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
|  |  | -0.5 | -0.1 | - | LSb | $100 \mathrm{k} \Omega$ | 8-bit | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
|  |  | -0.5 | -0.1 | - | LSb |  | 7-bit | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
| Zero-Scale Error | $V_{\text {WZSE }}$ | - | +0.1 | +6.0 | LSb | $5 \mathrm{k} \Omega$ | 8-bit | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
| (MCP4XX1 only) |  | - | +0.1 | +3.0 | LSb |  | 7-bit | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
| (8-bit code $=00 \mathrm{~h}$, <br> 7 -bit code $=00$ h |  | - | +0.1 | +3.5 | LSb | $10 \mathrm{k} \Omega$ | 8-bit | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
|  |  | - | +0.1 | +2.0 | LSb |  | 7-bit | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
|  |  | - | +0.1 | +0.8 | LSb | $50 \mathrm{k} \Omega$ | 8-bit | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
|  |  | - | +0.1 | +0.5 | LSb |  | 7-bit | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
|  |  | - | +0.1 | +0.5 | LSb | $100 \mathrm{k} \Omega$ | 8-bit | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
|  |  | - | +0.1 | +0.5 | LSb |  | 7-bit | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |
| Potentiometer Integral Non-linearity | INL | -1 | $\pm 0.5$ | +1 | LSb | 8-bit | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ MCP4XX1 devices only (Note 2) |  |
|  |  | -0.5 | $\pm 0.25$ | +0.5 | LSb | 7-bit |  |  |
| Potentiometer Differential Non-linearity | DNL | -0.5 | $\pm 0.25$ | +0.5 | LSb | 8-bit | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ <br> MCP4XX1 devices only <br> (Note 2) |  |
|  |  | -0.25 | $\pm 0.125$ | +0.25 | LSb | 7-bit |  |  |
| Bandwidth -3 dB (See Figure 2-64, load = 30 pF ) | BW | - | 2 | - | MHz | $5 \mathrm{k} \Omega$ | 8-bit | Code $=80 \mathrm{~h}$ |
|  |  | - | 2 | - | MHz |  | 7-bit | Code $=40 \mathrm{~h}$ |
|  |  | - | 1 | - | MHz | $10 \mathrm{k} \Omega$ | 8-bit | Code $=80 \mathrm{~h}$ |
|  |  | - | 1 | - | MHz |  | 7-bit | Code $=40 \mathrm{~h}$ |
|  |  | - | 200 | - | kHz | $50 \mathrm{k} \Omega$ | 8-bit | Code $=80 \mathrm{~h}$ |
|  |  | - | 200 | - | kHz |  | 7-bit | Code $=40 \mathrm{~h}$ |
|  |  | - | 100 | - | kHz | $100 \mathrm{k} \Omega$ | 8-bit | Code $=80 \mathrm{~h}$ |
|  |  | - | 100 | - | kHz |  | 7-bit | Code $=40 \mathrm{~h}$ |

Note 1: Resistance is defined as the resistance between terminal A to terminal B.
2: INL and DNL are measured at $V_{W}$ with $V_{A}=V_{D D}$ and $V_{B}=V_{S S}$.
3: MCP4XX1 only.
4: MCP4XX2 only, includes $\mathrm{V}_{\text {WZSE }}$ and $\mathrm{V}_{\text {WFSE }}$.
5: Resistor terminals $\mathrm{A}, \mathrm{W}$ and B 's polarity with respect to each other is not restricted.
6: This specification by design.
7: Non-linearity is affected by wiper resistance $\left(R_{W}\right)$, which changes significantly over voltage and temperature.
8: The MCP4XX1 is externally connected to match the configurations of the MCP41X2 and MCP42X2, and then tested.
9: POR/BOR is not rate dependent.
10: Supply current is independent of current through the resistor network.

## AC/DC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym | Min | Typ | Max | Units | Conditions |  |  |
| Rheostat Integral Non-linearity MCP41X1 <br> (Note 4, Note 8) MCP4XX2 devices only (Note 4) | R-INL | -1.5 | $\pm 0.5$ | +1.5 | LSb | $5 \mathrm{k} \Omega$ | 8-bit | $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=900 \mu \mathrm{~A}$ |
|  |  | -8.25 | +4.5 | +8.25 | LSb |  |  | $\begin{aligned} & 3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=480 \mu \mathrm{~A} \\ & (\text { Note } 7) \end{aligned}$ |
|  |  | Section 2.0 |  |  |  |  |  | 1.8V |
|  |  | -1.125 | $\pm 0.5$ | +1.125 | LSb |  | 7-bit | $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=900 \mu \mathrm{~A}$ |
|  |  | -6.0 | +4.5 | +6.0 | LSb |  |  | $\begin{aligned} & \hline 3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=480 \mu \mathrm{~A} \\ & (\text { Note 7) } \end{aligned}$ |
|  |  | Section 2.0 |  |  |  |  |  | 1.8V |
|  |  | -1.5 | $\pm 0.5$ | +1.5 | LSb | $10 \mathrm{k} \Omega$ | 8-bit | $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=450 \mu \mathrm{~A}$ |
|  |  | -5.5 | +2.5 | +5.5 | LSb |  |  | $\begin{aligned} & 3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=240 \mu \mathrm{~A} \\ & (\text { Note } 7) \end{aligned}$ |
|  |  | Section 2.0 |  |  |  |  |  | 1.8 V |
|  |  | -1.125 | $\pm 0.5$ | +1.125 | LSb |  | 7-bit | $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=450 \mu \mathrm{~A}$ |
|  |  | -4.0 | +2.5 | +4.0 | LSb |  |  | $\begin{aligned} & 3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=240 \mu \mathrm{~A} \\ & (\text { Note 7) } \end{aligned}$ |
|  |  | Section 2.0 |  |  |  |  |  | 1.8V |
|  |  | -1.5 | $\pm 0.5$ | +1.5 | LSb | $50 \mathrm{k} \Omega$ | 8-bit | $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=90 \mu \mathrm{~A}$ |
|  |  | -2.0 | +1 | +2.0 | LSb |  |  | $\begin{aligned} & 3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=48 \mu \mathrm{~A} \\ & (\text { Note } 7) \end{aligned}$ |
|  |  | Section 2.0 |  |  |  |  |  | 1.8V |
|  |  | -1.125 | $\pm 0.5$ | +1.125 | LSb |  | 7-bit | $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=90 \mu \mathrm{~A}$ |
|  |  | -1.5 | +1 | +1.5 | LSb |  |  | $\begin{aligned} & 3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=48 \mu \mathrm{~A} \\ & (\text { Note } 7) \end{aligned}$ |
|  |  | Section 2.0 |  |  |  |  |  | 1.8V |
|  |  | -1.0 | $\pm 0.5$ | +1.0 | LSb | $100 \mathrm{k} \Omega$ | 8-bit | $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=45 \mu \mathrm{~A}$ |
|  |  | -1.5 | +0.25 | +1.5 | LSb |  |  | $\begin{aligned} & 3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=24 \mu \mathrm{~A} \\ & (\text { Note } 7) \end{aligned}$ |
|  |  | Section 2.0 |  |  |  |  |  | 1.8V |
|  |  | -0.8 | $\pm 0.5$ | +0.8 | LSb |  | 7-bit | $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=45 \mu \mathrm{~A}$ |
|  |  | -1.125 | +0.25 | +1.125 | LSb |  |  | $\begin{aligned} & 3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=24 \mu \mathrm{~A} \\ & (\text { Note } 7) \end{aligned}$ |
|  |  | Section 2.0 |  |  |  |  |  | 1.8 v |

Note 1: Resistance is defined as the resistance between terminal A to terminal B.
2: INL and DNL are measured at $V_{W}$ with $V_{A}=V_{D D}$ and $V_{B}=V_{S S}$.
3: MCP4XX1 only.
4: MCP4XX2 only, includes $\mathrm{V}_{\text {WZSE }}$ and $\mathrm{V}_{\text {WFSE }}$.
5: Resistor terminals $A, W$ and B's polarity with respect to each other is not restricted.
6: This specification by design.
7: Non-linearity is affected by wiper resistance $\left(R_{W}\right)$, which changes significantly over voltage and temperature.
8: The MCP4XX1 is externally connected to match the configurations of the MCP41X2 and MCP42X2, and then tested.
9: $\mathrm{POR} / \mathrm{BOR}$ is not rate dependent.
10: Supply current is independent of current through the resistor network.

## MCP413X/415X/423X/425X

## AC/DC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym | Min | Typ | Max | Units |  |  | Conditions |
| Rheostat Differential Non-linearity MCP41X1 (Note 4, Note 8) MCP4XX2 devices only (Note 4) | R-DNL | -0.5 | $\pm 0.25$ | +0.5 | LSb | $5 \mathrm{k} \Omega$ | 8-bit | $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=900 \mu \mathrm{~A}$ |
|  |  | -1.0 | +0.5 | +1.0 | LSb |  |  | 3.0 V (Note 7) |
|  |  | Section 2.0 |  |  |  |  |  | 1.8 V |
|  |  | -0.375 | $\pm 0.25$ | +0.375 | LSb |  | 7-bit | $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=900 \mu \mathrm{~A}$ |
|  |  | -0.75 | +0.5 | +0.75 | LSb |  |  | 3.0V (Note 7) |
|  |  | Section 2.0 |  |  |  |  |  | 1.8 V |
|  |  | -0.5 | $\pm 0.25$ | +0.5 | LSb | $10 \mathrm{k} \Omega$ | 8-bit | $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=450 \mu \mathrm{~A}$ |
|  |  | -1.0 | +0.25 | +1.0 | LSb |  |  | 3.0V (Note 7) |
|  |  | Section 2.0 |  |  |  |  |  | 1.8 V |
|  |  | -0.375 | $\pm 0.25$ | +0.375 | LSb |  | 7-bit | $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=450 \mu \mathrm{~A}$ |
|  |  | -0.75 | +0.5 | +0.75 | LSb |  |  | 3.0V (Note 7) |
|  |  | Section 2.0 |  |  |  |  |  | 1.8 V |
|  |  | -0.5 | $\pm 0.25$ | +0.5 | LSb | $50 \mathrm{k} \Omega$ | 8-bit | $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=90 \mu \mathrm{~A}$ |
|  |  | -0.5 | $\pm 0.25$ | +0.5 | LSb |  |  | 3.0V (Note 7) |
|  |  | Section 2.0 |  |  |  |  |  | 1.8 V |
|  |  | -0.375 | $\pm 0.25$ | +0.375 | LSb |  | 7-bit | $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=90 \mu \mathrm{~A}$ |
|  |  | -0.375 | $\pm 0.25$ | +0.375 | LSb |  |  | 3.0 V (Note 7) |
|  |  | Section 2.0 |  |  |  |  |  | 1.8 V |
|  |  | -0.5 | $\pm 0.25$ | +0.5 | LSb | $100 \mathrm{k} \Omega$ | 8-bit | $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=45 \mu \mathrm{~A}$ |
|  |  | -0.5 | $\pm 0.25$ | +0.5 | LSb |  |  | 3.0V (Note 7) |
|  |  | Section 2.0 |  |  |  |  |  | 1.8 V |
|  |  | -0.375 | $\pm 0.25$ | +0.375 | LSb |  | 7-bit | $5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=45 \mu \mathrm{~A}$ |
|  |  | -0.375 | $\pm 0.25$ | +0.375 | LSb |  |  | 3.0V (Note 7) |
|  |  |  |  |  |  |  |  | 1.8 V |
| Capacitance ( $\mathrm{P}_{\mathrm{A}}$ ) | $\mathrm{C}_{\text {AW }}$ | - | 75 | - | pF | $\mathrm{f}=1 \mathrm{MHz}$, Code $=$ Full-Scale |  |  |
| Capacitance ( $\mathrm{P}_{\mathrm{w}}$ ) | $\mathrm{C}_{\text {W }}$ | - | 120 | - | pF | $\mathrm{f}=1 \mathrm{MHz}$, Code = Full-Scale |  |  |
| Capacitance ( $\mathrm{P}_{\mathrm{B}}$ ) | $\mathrm{C}_{\mathrm{BW}}$ | - | 75 | - | pF | $\mathrm{f}=1 \mathrm{MHz}$, Code $=$ Full-Scale |  |  |

Note 1: Resistance is defined as the resistance between terminal $A$ to terminal $B$.
2: INL and DNL are measured at $V_{W}$ with $V_{A}=V_{D D}$ and $V_{B}=V_{S S}$.
3: MCP4XX1 only.
4: MCP4XX2 only, includes $\mathrm{V}_{\text {WZSE }}$ and $\mathrm{V}_{\text {WFSE }}$.
5: Resistor terminals A, W and B's polarity with respect to each other is not restricted.
6: This specification by design.
7: Non-linearity is affected by wiper resistance $\left(R_{W}\right)$, which changes significantly over voltage and temperature.
8: The MCP4XX1 is externally connected to match the configurations of the MCP41X2 and MCP42X2, and then tested.
9: $\mathrm{POR} / \mathrm{BOR}$ is not rate dependent.
10: Supply current is independent of current through the resistor network.

## AC/DC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) <br> Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. <br> $\mathrm{V}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym | Min | Typ | Max | Units | Conditions |
| Digital Inputs/Outputs (CS, SDI, SDO, SCK, SHDN) |  |  |  |  |  |  |
| Schmitt Trigger High Input Threshold | $\mathrm{V}_{\mathrm{IH}}$ | $0.45 \mathrm{~V}_{\mathrm{DD}}$ | - | - | V | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ <br> (Allows 2.7V Digital $V_{D D}$ with 5 V Analog $\mathrm{V}_{\mathrm{DD}}$ ) |
|  |  | $0.5 \mathrm{~V}_{\mathrm{DD}}$ | - | - | V | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 2.7 \mathrm{~V}$ |
| Schmitt Trigger Low Input Threshold | $\mathrm{V}_{\text {IL }}$ | - | - | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | V |  |
| Hysteresis of Schmitt Trigger Inputs | $\mathrm{V}_{\mathrm{HYS}}$ | - | $0.1 \mathrm{~V}_{\mathrm{DD}}$ | - | V |  |
| High Voltage Limit | $\mathrm{V}_{\text {MAX }}$ | - | - | $12.5{ }^{(6)}$ | V | Pin can tolerate $\mathrm{V}_{\text {MAX }}$ or less. |
| Output Low Voltage (SDO) | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{V}_{\text {SS }}$ | - | $0.3 \mathrm{~V}_{\text {DD }}$ | V | $\mathrm{I}_{\mathrm{OL}}=5 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ |
|  |  | $\mathrm{V}_{\text {SS }}$ | - | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V | $\mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ |
| Output High Voltage (SDO) | $\mathrm{V}_{\mathrm{OH}}$ | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V | $\mathrm{l}_{\mathrm{OH}}=-2.5 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ |
|  |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V | $\mathrm{I}_{\mathrm{OL}}=-1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ |
| Weak Pull-up / Pull-down Current | $\mathrm{I}_{\mathrm{PU}}$ | - | - | 1.75 | mA | Internal $\mathrm{V}_{\mathrm{DD}}$ pull-up, $\mathrm{V}_{\mathrm{IHH}}$ pull-down, $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{~V}_{\overline{\mathrm{CS}}}=12.5 \mathrm{~V}$ |
|  |  | - | 170 | - | $\mu \mathrm{A}$ | $\overline{\mathrm{CS}}$ pin, $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{~V}_{\overline{\mathrm{CS}}}=3 \mathrm{~V}$ |
| $\overline{\mathrm{CS}}$ Pull-up / Pull-down Resistance | $\mathrm{R}_{\mathrm{CS}}$ | - | 16 | - | k $\Omega$ | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{~V}_{\overline{\mathrm{CS}}}=3 \mathrm{~V}$ |
| Input Leakage Current | IIL | -1 | - | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}}$ |
| Pin Capacitance | $\mathrm{C}_{\text {IN }}, \mathrm{C}_{\text {OUT }}$ | - | 10 | - | pF | $\mathrm{f}_{\mathrm{C}}=20 \mathrm{MHz}$ |
| RAM (Wiper) Value |  |  |  |  |  |  |
| Value Range | N | Oh | - | 1FFh | hex | 8-bit device |
|  |  | Oh | - | 1FFh | hex | 7-bit device |
| POR/BOR Value | N | - | 80h | - | hex | 8-bit device |
|  |  | - | 40h | - | hex | 7-bit device |

Note 1: Resistance is defined as the resistance between terminal A to terminal B.
2: INL and DNL are measured at $V_{W}$ with $V_{A}=V_{D D}$ and $V_{B}=V_{S S}$.
3: MCP4XX1 only.
4: MCP4XX2 only, includes $V_{\text {WZSE }}$ and $V_{\text {WFSE }}$.
5: Resistor terminals $A, W$ and $B$ 's polarity with respect to each other is not restricted.
6: This specification by design.
7: Non-linearity is affected by wiper resistance $\left(\mathrm{R}_{\mathrm{W}}\right)$, which changes significantly over voltage and temperature.
8: The MCP4XX1 is externally connected to match the configurations of the MCP41X2 and MCP42X2, and then tested.
9: $\mathrm{POR} / \mathrm{BOR}$ is not rate dependent.
10: Supply current is independent of current through the resistor network.

## AC/DC CHARACTERISTICS (CONTINUED)

| DC Characteristics |  | Standard Operating Conditions (unless otherwise specified) Operating Temperature $\quad-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ (extended) <br> All parameters apply across the specified operating ranges unless noted. $\mathrm{V}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 5 \mathrm{k} \Omega, 10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ devices. <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameters | Sym | Min | Typ | Max | Units |  | Conditions |
| Power Requirements |  |  |  |  |  |  |  |
| Power Supply Sensitivity | PSS | - | 0.0015 | 0.0035 | \%/\% | 8-bit | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{A}}=2.7 \mathrm{~V}, \text { Code }=80 \mathrm{~h} \end{aligned}$ |
| (MCP41X2 and MCP42X2 only) |  | - | 0.0015 | 0.0035 | \%/\% | 7-bit | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{A}}=2.7 \mathrm{~V}, \text { Code }=40 \mathrm{~h} \end{aligned}$ |

Note 1: Resistance is defined as the resistance between terminal $A$ to terminal $B$.
2: INL and DNL are measured at $V_{W}$ with $V_{A}=V_{D D}$ and $V_{B}=V_{S S}$.
3: MCP4XX1 only.
4: MCP4XX2 only, includes $\mathrm{V}_{\text {WZSE }}$ and $\mathrm{V}_{\text {WFSE }}$.
5: Resistor terminals $A, W$ and $B$ 's polarity with respect to each other is not restricted.
6: This specification by design.
7: Non-linearity is affected by wiper resistance $\left(R_{W}\right)$, which changes significantly over voltage and temperature.
8: The MCP4XX1 is externally connected to match the configurations of the MCP41X2 and MCP42X2, and then tested.
9: $\mathrm{POR} / \mathrm{BOR}$ is not rate dependent.
10: Supply current is independent of current through the resistor network.

## MCP413X/415X/423X/425X

### 1.1 SPI Mode Timing Waveforms and Requirements



FIGURE 1-1: $\quad$ SPI Timing Waveform (Mode $=11$ ).
TABLE 1-1: SPI REQUIREMENTS (MODE = 11)

| \# | Characteristic | Symbol | Min | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SCK Input Frequency | $\mathrm{F}_{\text {SCK }}$ | - | 10 | MHz | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V |
|  |  |  | - | 1 | MHz | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to 2.7 V |
| 70 | $\overline{\mathrm{CS}}$ Active ( $\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\mathrm{IHH}}$ ) to SCK $\uparrow$ input | TcsA2scH | 60 | - | ns |  |
| 71 | SCK input high time | TscH | 45 | - | ns | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V |
|  |  |  | 500 | - | ns | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to 2.7 V |
| 72 | SCK input low time | TscL | 45 | - | ns | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V |
|  |  |  | 500 | - | ns | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to 2.7 V |
| 73 | Setup time of SDI input to SCK $\uparrow$ edge | ToIV2scH | 10 | - | ns |  |
| 74 | Hold time of SDI input from SCK $\uparrow$ edge | TscH2diL | 20 | - | ns |  |
| 77 | $\overline{\mathrm{CS}}$ Inactive ( $\mathrm{V}_{\mathrm{IH}}$ ) to SDO output hi-impedance | TcsH2doZ | - | 50 | ns | Note 1 |
| 80 | SDO data output valid after SCK $\downarrow$ edge | TscL2doV | - | 70 | ns | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V |
|  |  |  |  | 170 | ns | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to 2.7 V |
| 83 | $\overline{\mathrm{CS}}$ Inactive $\left(\mathrm{V}_{\mathrm{IH}}\right)$ after SCK $\uparrow$ edge | TscH2csl | 100 | - | ns | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V |
|  |  |  | 1 |  | ms | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to 2.7 V |
| 84 | Hold time of CS Inactive $\left(\mathrm{V}_{\mathrm{IH}}\right)$ to $\overline{\mathrm{CS}}$ Active ( $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IHH}}$ ) | TcsA2csl | 50 | - | ns |  |

Note 1: This specification by design.

## MCP413X/415X/423X/425X



FIGURE 1-2: $\quad$ SPI Timing Waveform (Mode = 00).
TABLE 1-2: SPI REQUIREMENTS (MODE = 00)

| \# | Characteristic | Symbol | Min | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SCK Input Frequency | $\mathrm{F}_{\text {SCK }}$ | - | 10 | MHz | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V |
|  |  |  | - | 1 | MHz | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to 2.7 V |
| 70 | $\overline{\mathrm{CS}}$ Active ( $\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\mathrm{IHH}}$ ) to SCK $\uparrow$ input | TcsA2scH | 60 | - | ns |  |
| 71 | SCK input high time | TscH | 45 | - | ns | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V |
|  |  |  | 500 | - | ns | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to 2.7 V |
| 72 | SCK input low time | TscL | 45 | - | ns | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V |
|  |  |  | 500 | - | ns | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to 2.7 V |
| 73 | Setup time of SDI input to SCK^ edge | ToIV2scH | 10 | - | ns |  |
| 74 | Hold time of SDI input from SCK $\uparrow$ edge | TscH2DIL | 20 | - | ns |  |
| 77 | $\overline{\mathrm{CS}}$ Inactive ( $\mathrm{V}_{\mathrm{IH}}$ ) to SDO output hi-impedance | TcsH2doZ | - | 50 | ns | Note 1 |
| 80 | SDO data output valid after SCK $\downarrow$ edge | TscL2doV | - | 70 | ns | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V |
|  |  |  |  | 170 | ns | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to 2.7 V |
| 82 | SDO data output valid after $\overline{\mathrm{CS}}$ Active ( $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IHH}}$ ) | TssL2doV | - | 70 | ns |  |
| 83 | $\overline{\mathrm{CS}}$ Inactive ( $\mathrm{V}_{\mathrm{IH}}$ ) after SCK $\downarrow$ edge | TscH2csl | 100 | - | ns | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V |
|  |  |  | 1 |  | ms | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to 2.7 V |
| 84 | Hold time of $\overline{\mathrm{CS}}$ Inactive $\left(\mathrm{V}_{\mathrm{IH}}\right)$ to $\overline{\mathrm{CS}}$ Active $\left(\mathrm{V}_{\mathrm{IL}}\right.$ or $\left.\mathrm{V}_{\mathrm{IHH}}\right)$ | TcsA2csl | 50 | - | ns |  |

Note 1: This specification by design.

TABLE 1-3: SPIREQUIREMENTS FOR SDI/SDO MULTIPLEXED (READ OPERATION ONLY) ${ }^{(2)}$

| Characteristic | Symbol | Min | Max | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SCK Input Frequency | FSCK | - | 250 | kHz | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 5.5 V |
| $\overline{\mathrm{CS}}$ Active ( $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IHH}}$ ) to SCK $\uparrow$ input | TcsA2scH | 60 | - | ns |  |
| SCK input high time | TscH | 1.8 | - | us |  |
| SCK input low time | TscL | 1.8 | - | ns |  |
| Setup time of SDI input to SCK^ edge | ToIV2scH | 40 | - | ns |  |
| Hold time of SDI input from SCK $\uparrow$ edge | TscH2diL | 40 | - | ns |  |
| $\overline{\mathrm{CS}}$ Inactive ( $\mathrm{V}_{\mathrm{IH}}$ ) to SDO output hi-impedance | TcsH2doZ | - | 50 | ns | Note 1 |
| SDO data output valid after SCK $\downarrow$ edge | TscL2doV | - | 1.6 | us |  |
| SDO data output valid after $\overline{\mathrm{CS}}$ Active ( $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IHH}}$ ) | TssL2doV | - | 50 | ns |  |
| $\overline{\mathrm{CS}}$ Inactive ( $\mathrm{V}_{\mathrm{IH}}$ ) after SCK $\downarrow$ edge | TscH2csl | 100 | - | ns |  |
| Hold time of $\overline{C S}$ Inactive $\left(\mathrm{V}_{\mathrm{IH}}\right)$ to $\overline{\mathrm{CS}}$ Active ( $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IHH}}$ ) | TcsA2csl | 50 | - | ns |  |

Note 1: This specification by design.
2: This table is for the devices where the SPI's SDI and SDO pins are multiplexed (SDI/SDO) and a Read command is issued. This is NOT required for SDI/SDO operation with the Increment, Decrement, or Write commands. This data rate can be increased by having external pull-up resistors to increase the rising edges of each bit.

## TEMPERATURE CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, $\mathrm{V}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{GND}$.

| Parameters | Sym | Min | Typ | Max | Units | Conditions |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Temperature Ranges |  |  |  |  |  |  |  |
| Specified Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | -40 | - | +125 | ${ }^{\circ} \mathrm{C}$ |  |  |
| Operating Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | -40 | - | +125 | ${ }^{\circ} \mathrm{C}$ |  |  |
| Storage Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | -65 | - | +150 | ${ }^{\circ} \mathrm{C}$ |  |  |
| Thermal Package Resistances |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
| Thermal Resistance, 8L-DFN (3x3) | $\theta_{\mathrm{JA}}$ | - | 84.5 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |  |
| Thermal Resistance, 8L-MSOP | $\theta_{\mathrm{JA}}$ | - | 211 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |  |
| Thermal Resistance, 8L-PDIP | $\theta_{\mathrm{JA}}$ | - | 89.3 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |  |
| Thermal Resistance, 8L-SOIC | $\theta_{\mathrm{JA}}$ | - | 149.5 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |  |
| Thermal Resistance, 10L-DFN $(3 \times 3)$ | $\theta_{\mathrm{JA}}$ | - | 57 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |  |
| Thermal Resistance, 10L-MSOP | $\theta_{\mathrm{JA}}$ | - | 211 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |  |
| Thermal Resistance, 14L-PDIP | $\theta_{\mathrm{JA}}$ | - | 70 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |  |
| Thermal Resistance, 14L-SOIC | $\theta_{\mathrm{JA}}$ | - | 95.3 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |  |
| Thermal Resistance, 14L-TSSOP | $\theta_{\mathrm{JA}}$ | - | 100 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |  |
| Thermal Resistance, 16L-QFN | $\theta_{\mathrm{JA}}$ | - | 47 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |  |

### 2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$.


FIGURE 2-1: Device Current (I $I_{D D}$ ) vs. SPI
Frequency ( $f_{\text {SCK }}$ ) and Ambient Temperature ( $V_{D D}=2.7 \mathrm{~V}$ and 5.5 V ).


FIGURE 2-2: Device Current (ISHDN) and $\left.V_{D D} \cdot \overline{(C S}=V_{D D}\right)$ vs. Ambient Temperature.


FIGURE 2-3: $\overline{C S}$ Pull-up/Pull-down Resistance ( $R_{\overline{C S}}$ ) and Current ( $\left.l_{\overline{C S}}\right)$ vs. $\overline{C S}$ Input Voltage $\left(V_{C S}\right)\left(V_{D D}=5.5 \mathrm{~V}\right)$.


FIGURE 2-4: $\overline{C S}$ High Input Entry/Exit Threshold vs. Ambient Temperature and $V_{D D}$.

## MCP413X/415X/423X/425X

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$.


FIGURE 2-5: $\quad 5 \mathrm{k} \Omega$ Pot Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=5.5 \mathrm{~V}$ ).


FIGURE 2-6: 5 k $\Omega$ Pot Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=3.0 \mathrm{~V}$ ).


FIGURE 2-7: $\quad 5 \mathrm{k} \Omega$ Pot Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=1.8 \mathrm{~V}$ ).


FIGURE 2-8: $\quad 5 \mathrm{k} \Omega$ Rheo Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=5.5 \mathrm{~V}$ ).


FIGURE 2-9: $\quad 5 \mathrm{k} \Omega$ Rheo Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=3.0 \mathrm{~V}$ ).
Note: Refer to AN1080 for additional informa-
tion on the characteristics of the wiper
resistance ( $\mathrm{R}_{\mathrm{W}}$ ) with respect to device
voltage and wiper setting value.

FIGURE 2-10: $\quad 5 \mathrm{k} \Omega$ Rheo Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=1.8 \mathrm{~V}$ ).

## MCP413X/415X/423X/425X

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$.


FIGURE 2-11: $\quad 5 \mathrm{k} \Omega$ - Nominal Resistance $(\Omega)$ vs. Ambient Temperature and $V_{D D}$.


FIGURE 2-12: $\quad 5 \mathrm{k} \Omega-R_{W B}(\Omega)$ vs. Wiper Setting and Ambient Temperature.

## MCP413X/415X/423X/425X

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$.


FIGURE 2-13:
$5 \mathrm{k} \Omega$ - Low-Voltage
Decrement Wiper Settling Time ( $V_{D D}=5.5 \mathrm{~V}$ ) (1 $\mu \mathrm{s} / \mathrm{Div}$ ).


FIGURE 2-14:
$5 \mathrm{k} \Omega$ - Low-Voltage
Decrement Wiper Settling Time ( $V_{D D}=2.7 \mathrm{~V}$ ) (1 $\mu \mathrm{s} /$ Div).


FIGURE 2-15: 5 k $\Omega$ - Power-Up Wiper
Response Time (20 ms/Div).


FIGURE 2-16: $5 \mathrm{k} \Omega$ - Low-Voltage Increment Wiper Settling Time ( $V_{D D}=5.5 \mathrm{~V}$ ) (1 $\mu s /$ Div).


FIGURE 2-17: $5 \mathrm{k} \Omega$ - Low-Voltage Increment Wiper Settling Time ( $V_{D D}=2.7 \mathrm{~V}$ ) (1 $\mu \mathrm{s} /$ Div).

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$.


FIGURE 2-18: $10 \mathrm{k} \Omega$ Pot Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=5.5 \mathrm{~V}$ ).


FIGURE 2-19: $10 \mathrm{k} \Omega$ Pot Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=3.0 \mathrm{~V}$ ).


FIGURE 2-20: 10 k $\Omega$ Pot Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=1.8 \mathrm{~V}$ ).


FIGURE 2-21: $10 \mathrm{k} \Omega$ Rheo Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=5.5 \mathrm{~V}$ ).


FIGURE 2-22: $10 \mathrm{k} \Omega$ Rheo Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=3.0 \mathrm{~V}$ ).


Note: Refer to AN1080 for additional information on the characteristics of the wiper resistance ( $\mathrm{R}_{\mathrm{W}}$ ) with respect to device voltage and wiper setting value.
FIGURE 2-23: $10 \mathrm{k} \Omega$ Rheo Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=1.8 \mathrm{~V}$ ).

## MCP413X/415X/423X/425X

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$.


FIGURE 2-24: $10 \mathrm{k} \Omega$-Nominal Resistance $(\Omega)$ vs. Ambient Temperature and $V_{D D}$.


FIGURE 2-25: $10 \mathrm{k} \Omega-R_{\text {WB }}(\Omega)$ vs. Wiper Setting and Ambient Temperature.

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$.


FIGURE 2-26: $10 \mathrm{k} \Omega$ - Low-Voltage
Decrement Wiper Settling Time ( $V_{D D}=5.5 \mathrm{~V}$ )
(1 $\mu \mathrm{s} / \mathrm{Div}$ ).


FIGURE 2-27: $10 \mathrm{k} \Omega$ - Low-Voltage Decrement Wiper Settling Time ( $V_{D D}=2.7 \mathrm{~V}$ ) (1 $\mu \mathrm{s} /$ Div).


FIGURE 2-28: $10 \mathrm{k} \Omega$ - Low-Voltage Increment Wiper Settling Time ( $V_{D D}=5.5 \mathrm{~V}$ ) (1 $\mu \mathrm{s} / \mathrm{Div}$ ).


FIGURE 2-29: $10 \mathrm{k} \Omega$ - Low-Voltage Increment Wiper Settling Time ( $V_{D D}=2.7 \mathrm{~V}$ ) (1 $\mu \mathrm{s} /$ Div).

## MCP413X/415X/423X/425X

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$.


FIGURE 2-30: $\quad 50 \mathrm{k} \Omega$ Pot Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=5.5 \mathrm{~V}$ ).


FIGURE 2-31: $\quad 50 \mathrm{k} \Omega$ Pot Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=3.0 \mathrm{~V}$ ).


FIGURE 2-32: $\quad 50 \mathrm{k} \Omega$ Pot Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=1.8 \mathrm{~V}$ ).


FIGURE 2-33: $\quad 50 \mathrm{k} \Omega$ Rheo Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=5.5 \mathrm{~V}$ ).


FIGURE 2-34: $\quad 50 \mathrm{k} \Omega$ Rheo Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=3.0 \mathrm{~V}$ ).


FIGURE 2-35: $50 \mathrm{k} \Omega$ Rheo Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=1.8 \mathrm{~V}$ ).

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$.


FIGURE 2-36: 50 kת-Nominal Resistance $(\Omega)$ vs. Ambient Temperature and $V_{D D}$.


FIGURE 2-37: $50 \mathrm{k} \Omega-R_{W B}(\Omega)$ vs. Wiper Setting and Ambient Temperature.

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$.


FIGURE 2-38: $50 \mathrm{k} \Omega$ - Low-Voltage Decrement Wiper Settling Time ( $V_{D D}=5.5 \mathrm{~V}$ ) (1 $\mu \mathrm{s} / \mathrm{Div}$ ).


FIGURE 2-39: $50 \mathrm{k} \Omega$ - Low-Voltage Decrement Wiper Settling Time ( $V_{D D}=2.7 \mathrm{~V}$ ) (1 $\mu \mathrm{s} /$ Div).


FIGURE 2-40: 50 k $\Omega$ - Low-Voltage Increment Wiper Settling Time ( $V_{D D}=5.5 \mathrm{~V}$ ) (1 $\mu s / D i v$ ).


FIGURE 2-41: $\quad 50 \mathrm{k} \Omega$ - Low-Voltage Increment Wiper Settling Time ( $V_{D D}=2.7 \mathrm{~V}$ ) (1 $\mu \mathrm{s} /$ Div).

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$.


FIGURE 2-42: $100 \mathrm{k} \Omega$ Pot Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=5.5 \mathrm{~V}$ ).


FIGURE 2-43: $100 \mathrm{k} \Omega$ Pot Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=3.0 \mathrm{~V}$ ).


FIGURE 2-44: $100 \mathrm{k} \Omega$ Pot Mode - $R_{W}(\Omega)$, INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=1.8 \mathrm{~V}$ ).


FIGURE 2-45: $100 \mathrm{k} \Omega$ Rheo Mode - $R_{W}$ ( $\Omega$ ), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=5.5 \mathrm{~V}$ ).


FIGURE 2-46: $100 \mathrm{k} \Omega$ Rheo Mode - $R_{W}$ ( $\Omega$ ), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=3.0 \mathrm{~V}$ ).


Note: Refer to AN1080 for additional information on the characteristics of the wiper resistance ( $\mathrm{R}_{\mathrm{W}}$ ) with respect to device voltage and wiper setting value.
FIGURE 2-47: $100 \mathrm{k} \Omega$ Rheo Mode - $R_{W}$ ( $\Omega$ ), INL (LSb), DNL (LSb) vs. Wiper Setting and Ambient Temperature ( $V_{D D}=1.8 \mathrm{~V}$ ).

## MCP413X/415X/423X/425X

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$.


FIGURE 2-48: $100 \mathrm{k} \Omega$ - Nominal
Resistance ( $\Omega$ ) vs. Ambient Temperature and $V_{D D}$.


FIGURE 2-49: $100 k \Omega-R_{W B}(\Omega)$ vs. Wiper Setting and Ambient Temperature.

## MCP413X/415X/423X/425X

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$.


FIGURE 2-50: $100 \mathrm{k} \Omega$ - Low-Voltage
Decrement Wiper Settling Time ( $V_{D D}=5.5 \mathrm{~V}$ )
(1 $\mu \mathrm{s} /$ Div).


FIGURE 2-51: $100 \mathrm{k} \Omega$ - Low-Voltage Decrement Wiper Settling Time ( $V_{D D}=2.7 \mathrm{~V}$ ) (1 $\mu \mathrm{s} /$ Div).


FIGURE 2-52: $100 \mathrm{k} \Omega$ - Low-Voltage Increment Wiper Settling Time ( $V_{D D}=2.7 \mathrm{~V}$ ) (1 $\mu \mathrm{s} /$ Div).


FIGURE 2-53: $100 \mathrm{k} \Omega$ - Power-Up Wiper Response Time ( $1 \mu \mathrm{~s} /$ Div).

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$.


FIGURE 2-54: Resistor Network 0 to
Resistor Network $1 R_{A B}(5 \mathrm{k} \Omega)$ Mismatch vs. $V_{D D}$ and Temperature.


FIGURE 2-55: $\quad$ Resistor Network 0 to
Resistor Network $1 R_{A B}(10 \mathrm{k} \Omega)$ Mismatch vs. $V_{D D}$ and Temperature.


FIGURE 2-56: Resistor Network 0 to
Resistor Network $1 R_{A B}(50 \mathrm{k} \Omega)$ Mismatch vs. $V_{D D}$ and Temperature.


FIGURE 2-57: Resistor Network 0 to
Resistor Network $1 R_{A B}(100 \mathrm{k} \Omega)$ Mismatch vs. $V_{D D}$ and Temperature.

## MCP413X/415X/423X/425X

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$.


FIGURE 2-58: $\quad V_{I H}(S D I, S C K, \overline{C S}$, and $\overline{S H D N})$ vs. $V_{D D}$ and Temperature.


FIGURE 2-59: $\quad V_{I L}$ (SDI, SCK, $\overline{C S}$, and $\overline{S H D N}$ ) vs. $V_{D D}$ and Temperature.


FIGURE 2-60: $\quad l_{O H}(S D O)$ vs. $V_{D D}$ and Temperature.


FIGURE 2-61: $\quad l_{O L}(S D O)$ vs. $V_{D D}$ and Temperature.

Note: Unless otherwise indicated, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$.


FIGURE 2-62: $\quad$ POR/BOR Trip point vs. $V_{D D}$ and Temperature.


FIGURE 2-63: SCK Input Frequency vs.
Voltage and Temperature.

### 2.1 Test Circuits



FIGURE 2-64: -3 db Gain vs. Frequency Test.

### 3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.
Additional descriptions of the device pins follows.

## TABLE 3-1: PINOUT DESCRIPTION FOR THE MCP413X/415X/423X/425X

| Pin |  |  |  |  |  |  |  | Weak Pull-up/ down ${ }^{(2)}$ | Standard Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Single |  | Dual |  |  | Symbol | 1/0 | Buffer Type |  |  |
| Rheo | Pot ${ }^{(1)}$ | Rheo | Pot |  |  |  |  |  |  |
| 8L | 8L | 10L | 14L | 16L |  |  |  |  |  |
| 1 | 1 | 1 | 1 | 16 | $\overline{\mathrm{CS}}$ | 1 | HV w/ST | "smart" | SPI Chip Select Input |
| 2 | 2 | 2 | 2 | 1 | SCK | 1 | HV w/ST | "smart" | SPI Clock Input |
| 3 | - | 3 | 3 | 2 | SDI | 1 | HV w/ST | "smart" | SPI Serial Data Input |
| - | 3 | - | - | - | SDI/SDO | I/O | HV w/ST | "smart" | SPI Serial Data Input/Output (Note 1, Note 3) |
| 4 | 4 | 4 | 4 | 3, 4 | $V_{S S}$ | - | P | - | Ground |
| - | - | 5 | 5 | 5 | P1B | A | Analog | No | Potentiometer 1 Terminal B |
| - | - | 6 | 6 | 6 | P1W | A | Analog | No | Potentiometer 1 Wiper Terminal |
| - | - | - | 7 | 7 | P1A | A | Analog | No | Potentiometer 1 Terminal A |
| - | 5 | - | 8 | 8 | P0A | A | Analog | No | Potentiometer 0 Terminal A |
| 5 | 6 | 7 | 9 | 9 | POW | A | Analog | No | Potentiometer 0 Wiper Terminal |
| 6 | 7 | 8 | 10 | 10 | POB | A | Analog | No | Potentiometer 0 Terminal B |
| - | - | - | 12 | 13 | $\overline{\text { SHDN }}$ | 1 | HV w/ST | "smart" | Hardware Shutdown |
| 7 | - | 9 | 13 | 14 | SDO | O | 0 | No | SPI Serial Data Out |
| 8 | 8 | 10 | 14 | 15 | $V_{D D}$ | - | P | - | Positive Power Supply Input |
| - | - | - | 11 | 11,12 | NC | - | - | - | No Connection |
| 9 | 9 | 11 | - | 17 | EP | - | - | - | Exposed Pad (Note 4) |

Legend: $\quad \mathrm{HV}$ w/ST = High Voltage tolerant input (with Schmidtt trigger input)
A = Analog pins (Potentiometer terminals) I = digital input (high Z)
$\mathrm{O}=$ digital output
$P=$ Power
I/O = Input / Output

Note 1: The 8-lead Single Potentiometer devices are pin limited so the SDO pin is multiplexed with the SDI pin (SDI/SDO pin). After the Address/Command (first 6-bits) are received, If a valid Read command has been requested, the SDO pin starts driving the requested read data onto the SDI/SDO pin.
2: The pin's "smart" pull-up shuts off while the pin is forced low. This is done to reduce the standby and shutdown current.
3: The SDO is an open drain output, which uses the internal "smart" pull-up. The SDI input data rate can be at the maximum SPI frequency. the SDO output data rate will be limited by the "speed" of the pull-up, customers can increase the rate with external pull-up resistors.
4: The DFN and QFN packages have a contact on the bottom of the package. This contact is conductively connected to the die substrate, and therefore should be unconnected or connected to the same ground as the device's $V_{S S}$ pin.

## MCP413X/415X/423X/425X

### 3.1 Chip Select (CS)

The $\overline{\mathrm{CS}}$ pin is the serial interface's chip select input. Forcing the $\overline{\mathrm{CS}}$ pin to $\mathrm{V}_{\mathrm{IL}}$ enables the serial commands. Forcing the CS pin to $\mathrm{V}_{\mathrm{IHH}}$ enables the high-voltage serial commands.

### 3.2 Serial Data In (SDI)

The SDI pin is the serial interfaces Serial Data In pin. This pin is connected to the Host Controllers SDO pin.

### 3.3 Serial Data In / Serial Data Out (SDI/SDO)

On the MCP41X1 devices, pin-out limitations do not allow for individual SDI and SDO pins. On these devices, the SDI and SDO pins are multiplexed.
The MCP41X1 serial interface knows when the pin needs to change from being an input (SDI) to being an output (SDO). The Host Controller's SDO pin must be properly protected from a drive conflict.

### 3.4 Ground (V $\mathrm{VS}_{\mathrm{SS}}$ )

The $\mathrm{V}_{\mathrm{SS}}$ pin is the device ground reference.

### 3.5 Potentiometer Terminal B

The terminal $B$ pin is connected to the internal potentiometer's terminal B.
The potentiometer's terminal B is the fixed connection to the Zero Scale wiper value of the digital potentiometer. This corresponds to a wiper value of $0 x 00$ for both 7-bit and 8-bit devices.
The terminal B pin does not have a polarity relative to the terminal $W$ or $A$ pins. The terminal $B$ pin can support both positive and negative current. The voltage on terminal $B$ must be between $V_{S S}$ and $V_{D D}$.
MCP42XX devices have two terminal B pins, one for each resistor network.

### 3.6 Potentiometer Wiper (W) Terminal

The terminal W pin is connected to the internal potentiometer's terminal $W$ (the wiper). The wiper terminal is the adjustable terminal of the digital potentiometer. The terminal W pin does not have a polarity relative to terminals A or B pins. The terminal W pin can support both positive and negative current. The voltage on terminal W must be between $\mathrm{V}_{\mathrm{SS}}$ and $V_{D D}$.
MCP42XX devices have two terminal W pins, one for each resistor network.

### 3.7 Potentiometer Terminal A

The terminal $A$ pin is available on the MCP4XX1 devices, and is connected to the internal potentiometer's terminal A.
The potentiometer's terminal A is the fixed connection to the Full-Scale wiper value of the digital potentiometer. This corresponds to a wiper value of $0 \times 100$ for 8 -bit devices or $0 \times 80$ for 7 -bit devices.

The terminal A pin does not have a polarity relative to the terminal $W$ or $B$ pins. The terminal $A$ pin can support both positive and negative current. The voltage on terminal $A$ must be between $V_{S S}$ and $V_{D D}$.
The terminal A pin is not available on the MCP4XX2 devices, and the internally terminal $A$ signal is floating.
MCP42X1 devices have two terminal A pins, one for each resistor network.

### 3.8 Shutdown (SHDN)

The $\overline{\text { SHDN }}$ pin is used to force the resistor network terminals into the hardware shutdown state.

### 3.9 Serial Data Out (SDO)

The SDO pin is the serial interfaces Serial Data Out pin. This pin is connected to the Host Controllers SDI pin.
This pin allows the Host Controller to read the digital potentiometers registers, or monitor the state of the command error bit.

### 3.10 Positive Power Supply Input ( $\mathrm{V}_{\mathrm{DD}}$ )

The $V_{D D}$ pin is the device's positive power supply input. The input power supply is relative to $\mathrm{V}_{\mathrm{SS}}$.
While the device $\mathrm{V}_{\mathrm{DD}}<\mathrm{V}_{\text {min }}(2.7 \mathrm{~V})$, the electrical performance of the device may not meet the data sheet specifications.

### 3.11 No Connection (NC)

These pins are not internally connected and should be either connected to $V_{D D}$ or $V_{S S}$ to reduce possible noise coupling.

### 3.12 Exposed Pad (EP)

This pad is conductively connected to the device's substrate. This pad should be tied to the same potential as the $\mathrm{V}_{\mathrm{SS}}$ pin (or left unconnected). This pad could be used to assist as a heat sink for the device when connected to a PCB heat sink.

### 4.0 FUNCTIONAL OVERVIEW

This Data Sheet covers a family of thirty-two Digital Potentiometer and Rheostat devices that will be referred to as MCP4XXX. The MCP4XX1 devices are the Potentiometer configuration, while the MCP4XX2 devices are the Rheostat configuration.
As the Device Block Diagram shows, there are four main functional blocks. These are:

- POR/BOR Operation
- Memory Map
- Resistor Network
- Serial Interface (SPI)

The POR/BOR operation and the Memory Map are discussed in this section and the Resistor Network and SPI operation are described in their own sections. The Device Commands commands are discussed in Section 7.0.

### 4.1 POR/BOR Operation

The Power-on Reset is the case where the device is having power applied to it from $\mathrm{V}_{\mathrm{SS}}$. The Brown-out Reset occurs when a device had power applied to it, and that power (voltage) drops below the specified range.
The devices RAM retention voltage ( $V_{\text {RAM }}$ ) is lower than the POR/BOR voltage trip point $\left(\mathrm{V}_{\mathrm{POR}} / \mathrm{V}_{\mathrm{BOR}}\right)$. The maximum $V_{P O R} / V_{B O R}$ voltage is less then 1.8 V .
When $\mathrm{V}_{\mathrm{POR}} / \mathrm{V}_{\mathrm{BOR}}<\mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$, the electrical performance may not meet the data sheet specifications. In this region, the device is capable of incrementing, decrementing, reading and writing to its volatile memory if the proper serial command is executed.

### 4.1.1 POWER-ON RESET

When the device powers up, the device $V_{D D}$ will cross the $\mathrm{V}_{\mathrm{POR}} / \mathrm{V}_{\mathrm{BOR}}$ voltage. Once the $\mathrm{V}_{\mathrm{DD}}$ voltage crosses the $V_{P O R} / V_{B O R}$ voltage the following happens:

- Volatile wiper register is loaded with the default wiper value
- The TCON register is loaded it's default value
- The device is capable of digital operation


### 4.1.2 BROWN-OUT RESET

When the device powers down, the device $V_{D D}$ will cross the $\mathrm{V}_{\mathrm{POR}} / \mathrm{V}_{\mathrm{BOR}}$ voltage.
Once the $V_{D D}$ voltage decreases below the $V_{P O R} / V_{B O R}$ voltage the following happens:

- Serial Interface is disabled

If the $\mathrm{V}_{\mathrm{DD}}$ voltage decreases below the $\mathrm{V}_{\text {RAM }}$ voltage the following happens:

- Volatile wiper registers may become corrupted
- TCON register may become corrupted

As the voltage recovers above the $\mathrm{V}_{\mathrm{POR}} / \mathrm{V}_{\mathrm{BOR}}$ voltage see Section 4.1.1 "Power-on Reset".
Serial commands not completed due to a brown-out condition may cause the memory location to become corrupted.

### 4.2 Memory Map

The device memory is 16 locations that are 9-bits wide ( $16 \times 9$ bits). This memory space contains four volatile locations (see Table 4-1).

## TABLE 4-1: MEMORY MAP

| Address | Function | Memory Type |
| :---: | :--- | :---: |
| 00 h | Volatile Wiper 0 | RAM |
| 01 h | Volatile Wiper 1 | RAM |
| 02 h | Reserved | - |
| 03 h | Reserved | - |
| 04 h | Volatile TCON Register | RAM |
| 05 h | Status Register | RAM |
| 06h-0Fh | Reserved | - |

### 4.2.1 VOLATILE MEMORY (RAM)

There are four Volatile Memory locations. These are:

- Volatile Wiper 0
- Volatile Wiper 1 (Dual Resistor Network devices only)
- Status Register
- Terminal Control (TCON) Register

The volatile memory starts functioning at the RAM retention voltage ( $\mathrm{V}_{\mathrm{RAM}}$ ).

## MCP413X/415X/423X/425X

### 4.2.1.1 Status (STATUS) Register

The STATUS register is placed at Address 05h.
This register contains 5 status bits. These bits show the state of the Shutdown bit. The STATUS register can be accessed via the READ commands. Register 4-1 describes each STATUS register bit.

## REGISTER 4-1: STATUS REGISTER

| R-1 | R-1 | R-1 | R-1 | R-0 | R-x | R-x | R-x | R-x |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D8:D5 |  | RESV | RESV | RESV | SHDN | RESV |  |
| bit 7 |  |  |  |  | bit 0 |  |  |  |

## Legend:

| $R=$ Readable bit | $W=$ Writable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-n=$ Value at POR | $' 1$ ' = Bit is set | $' 0$ ' = Bit is cleared $\quad x=$ Bit is unknown |

bit 8-5 D8:D5: Reserved. Forced to "1"
bit 4-2 RESV: Reserved
bit 1 SHDN: Hardware Shutdown pin Status bit (Refer to Section 5.3 "Shutdown" for further information)
This bit indicates if the Hardware shutdown pin ( $\overline{\mathrm{SHDN}}$ ) is low. A hardware shutdown disconnects the Terminal A and forces the wiper (Terminal W) to Terminal B (see Figure 5-2). While the device is in Hardware Shutdown (the SHDN pin is low) the serial interface is operational so the STATUS register may be read.
$1=\mathrm{MCP} 4 X X X$ is in the Hardware Shutdown state
$0=\mathrm{MCP} 4 X X X$ is NOT in the Hardware Shutdown state
bit 0
RESV: Reserved

### 4.2.1.2 Terminal Control (TCON) Register

This register contains 8 control bits. Four bits are for Wiper 0 , and four bits are for Wiper 1. Register 4-2 describes each bit of the TCON register.
The state of each resistor network terminal connection is individually controlled. That is, each terminal connection (A, B and W ) can be individually connected/ disconnected from the resistor network. This allows the system to minimize the currents through the digital potentiometer.
The value that is written to this register will appear on the resistor network terminals when the serial command has completed.
On a POR/BOR this register is loaded with 1FFh (9-bits), for all terminals connected. The Host Controller needs to detect the POR/BOR event and then update the Volatile TCON register value.

## REGISTER 4-2: $\quad$ TCON BITS ${ }^{(1,2)}$

| R-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D8 | R1HW | R1A | R1W | R1B | R0HW | R0A | R0W | R0B |
| bit 8 |  |  |  |  |  |  |  |  |

## Legend:

| $\mathrm{R}=$ Readable bit | $\mathrm{W}=$ Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $-\mathrm{n}=$ Value at POR | $' 1$ ' = Bit is set | ' 0 ' = Bit is cleared $\quad \mathrm{x}=$ Bit is unknown |


| bit 8 | D8: Reserved. Forced to "1" |
| :---: | :---: |
| bit 7 | R1HW: Resistor 1 Hardware Configuration Control bit |
|  | This bit forces Resistor 1 into the "shutdown" configuration of the Hardware pin $1=$ Resistor 1 is NOT forced to the hardware pin "shutdown" configuration <br> $0=$ Resistor 1 is forced to the hardware pin "shutdown" configuration |
| bit 6 | R1A: Resistor 1 Terminal A (P1A pin) Connect Control bit |
|  | This bit connects/disconnects the Resistor 1 Terminal A to the Resistor 1 Network $1=\mathrm{P} 1 \mathrm{~A}$ pin is connected to the Resistor 1 Network <br> $0=\mathrm{P} 1 \mathrm{~A}$ pin is disconnected from the Resistor 1 Network |
| bit 5 | R1W: Resistor 1 Wiper (P1W pin) Connect Control bit |
|  | This bit connects/disconnects the Resistor 1 Wiper to the Resistor 1 Network <br> $1=\mathrm{P} 1 \mathrm{~W}$ pin is connected to the Resistor 1 Network <br> $0=\mathrm{P} 1 \mathrm{~W}$ pin is disconnected from the Resistor 1 Network |
| bit 4 | R1B: Resistor 1 Terminal B (P1B pin) Connect Control bit |
|  | This bit connects/disconnects the Resistor 1 Terminal B to the Resistor 1 Network <br> $1=\mathrm{P} 1 \mathrm{~B}$ pin is connected to the Resistor 1 Network <br> $0=\mathrm{P} 1 \mathrm{~B}$ pin is disconnected from the Resistor 1 Network |

bit 3 ROHW: Resistor 0 Hardware Configuration Control bit
This bit forces Resistor 0 into the "shutdown" configuration of the Hardware pin
$1=$ Resistor 0 is NOT forced to the hardware pin "shutdown" configuration
$0=$ Resistor 0 is forced to the hardware pin "shutdown" configuration
bit 2 R0A: Resistor 0 Terminal A (POA pin) Connect Control bit
This bit connects/disconnects the Resistor 0 Terminal A to the Resistor 0 Network
$1=$ POA pin is connected to the Resistor 0 Network
$0=$ POA pin is disconnected from the Resistor 0 Network
bit 1 ROW: Resistor 0 Wiper (POW pin) Connect Control bit
This bit connects/disconnects the Resistor 0 Wiper to the Resistor 0 Network
$1=$ POW pin is connected to the Resistor 0 Network
$0=$ POW pin is disconnected from the Resistor 0 Network
bit $0 \quad$ R0B: Resistor 0 Terminal B (POB pin) Connect Control bit
This bit connects/disconnects the Resistor 0 Terminal B to the Resistor 0 Network
$1=\mathrm{POB}$ pin is connected to the Resistor 0 Network
$0=$ POB pin is disconnected from the Resistor 0 Network
Note 1: The hardware $\overline{\text { SHDN }}$ pin (when active) overrides the state of these bits. When the $\overline{\text { SHDN }}$ pin returns to the inactive state, the TCON register will control the state of the terminals. The $\overline{\text { SHDN }}$ pin does not modify the state of the TCON bits.
2: These bits do not affect the wiper register values.

### 5.0 RESISTOR NETWORK

The Resistor Network has either 7-bit or 8-bit resolution. Each Resistor Network allows zero scale to full-scale connections. Figure 5-1 shows a block diagram for the resistive network of a device.
The Resistor Network is made up of several parts. These include:

- Resistor Ladder
- Wiper
- Shutdown (Terminal Connections)

Devices have either one or two resistor networks, These are referred to as Pot 0 and Pot 1.


Note 1: The wiper resistance is dependent on several factors including, wiper code, device $\mathrm{V}_{\mathrm{DD}}$, Terminal voltages (on $\mathrm{A}, \mathrm{B}$, and W ), and temperature.
Also for the same conditions, each tap selection resistance has a small variation. This $R_{W}$ variation has greater effects on some specifications (such as INL) for the smaller resistance devices ( $5.0 \mathrm{k} \Omega$ ) compared to larger resistance devices ( $100.0 \mathrm{k} \Omega$ ).

FIGURE 5-1: Resistor Block Diagram.

### 5.1 Resistor Ladder Module

The resistor ladder is a series of equal value resistors ( $\mathrm{R}_{\mathrm{S}}$ ) with a connection point (tap) between the two resistors. The total number of resistors in the series (ladder) determines the $\mathrm{R}_{\mathrm{AB}}$ resistance (see Figure 5-1). The end points of the resistor ladder are connected to analog switches which are connected to the device Terminal $A$ and Terminal $B$ pins. The $R_{A B}$ (and $\mathrm{R}_{\mathrm{S}}$ ) resistance has small variations over voltage and temperature.
For an 8-bit device, there are 256 resistors in a string between terminal A and terminal $B$. The wiper can be set to tap onto any of these 256 resistors thus providing 257 possible settings (including terminal A and terminal B).
For a 7-bit device, there are 128 resistors in a string between terminal A and terminal B. The wiper can be set to tap onto any of these 128 resistors thus providing 129 possible settings (including terminal A and terminal B).
Equation 5-1 shows the calculation for the step resistance.

EQUATION 5-1: $\quad R_{\mathrm{S}}$ CALCULATION

| $R_{S}=\frac{R_{A B}}{(256)}$ | 8-bit Device |
| :---: | :---: |
| ------------ |  |
| $R_{S}=\frac{R_{A B}}{(128)}$ | 7-bit Device |

## MCP413X/415X/423X/425X

### 5.2 Wiper

Each tap point (between the $\mathrm{R}_{\mathrm{S}}$ resistors) is a connection point for an analog switch. The opposite side of the analog switch is connected to a common signal which is connected to the Terminal W (Wiper) pin.

A value in the volatile wiper register selects which analog switch to close, connecting the W terminal to the selected node of the resistor ladder.

The wiper can connect directly to Terminal B or to Terminal A. A zero-scale connections, connects the Terminal W (wiper) to Terminal B (wiper setting of 000h). A full-scale connections, connects the Terminal W (wiper) to Terminal A (wiper setting of 100h or 80h). In these configurations the only resistance between the Terminal W and the other Terminal ( A or B ) is that of the analog switches.
A wiper setting value greater than full-scale (wiper setting of 100 h for 8 -bit device or 80 h for 7 -bit devices) will also be a Full-Scale setting (Terminal W (wiper) connected to Terminal A). Table 5-1 illustrates the full wiper setting map.

Equation 5-2 illustrates the calculation used to determine the resistance between the wiper and terminal $B$.

## EQUATION 5-2: $\quad R_{\text {WB }}$ CALCULATION

$$
\begin{gathered}
R_{W B}=\frac{R_{A B} N}{(256)}+R_{W} \quad \text { 8-bit Device } \\
\mathrm{N}=0 \text { to } 256 \text { (decimal) } \\
R_{W B}=\frac{R_{A B} N}{(128)}+R_{W} \quad--------\quad \text { 7-bit Device } \\
\mathrm{N}=0 \text { to } 128 \text { (decimal) }
\end{gathered}
$$

## TABLE 5-1: VOLATILE WIPER VALUE VS.

 WIPER POSITION MAP| Wiper Setting |  | Properties |
| :---: | :---: | :--- |
| 7-bit Pot | 8-bit Pot |  |
| 3FFh <br> 081h | 3FFh <br> 101h | Reserved (Full-Scale (W = A)), <br> Increment and Decrement <br> commands ignored |
| 080h | 100 h | Full-Scale (W = A), <br> Increment commands ignored |
| 07Fh <br> 041h | 0FFh <br> 081 | W = N |
| 040h | 080 h | $\mathrm{~W}=\mathrm{N}$ (Mid-Scale) |
| 03Fh <br> 001h | 07 Fh | $\mathrm{W}=\mathrm{N}$ |
| 000h | 001 |  |

A POR/BOR event will load the Volatile Wiper register value with the default value. Table 5-2 shows the default values offered. Custom POR/BOR options are available. Contact the local Microchip Sales Office.

TABLE 5-2: DEFAULT FACTORY SETTINGS SELECTION

|  |  |  | Wiper Code |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | 8-bit | 7-bit |
| -502 | $5.0 \mathrm{k} \Omega$ | Mid-scale | 80h | 40h |
| -103 | 10.0 k $\Omega$ | Mid-scale | 80h | 40h |
| -503 | $50.0 \mathrm{k} \Omega$ | Mid-scale | 80h | 40h |
| -104 | $100.0 \mathrm{k} \Omega$ | Mid-scale | 80h | 40h |

### 5.3 Shutdown

Shutdown is used to minimize the device's current consumption. The MCP4XXX has two methods to achieve this. These are:

- Hardware Shutdown Pin (SHDN)
- Terminal Control Register (TCON)

The Hardware Shutdown pin is backwards compatible with the MCP42XXX devices.

### 5.3.1 HARDWARE SHUTDOWN PIN (SHDN)

The $\overline{\text { SHDN }}$ pin is available on the dual potentiometer devices. When the SHDN pin is forced active ( $\mathrm{V}_{\text {IL }}$ ):

- The P0A and P1A terminals are disconnected
- The P0W and P1W terminals are simultaneously connect to the P0B and P1B terminals, respectively (see Figure 5-2)
- The Serial Interface is NOT disabled, and all Serial Interface activity is executed
The Hardware Shutdown pin mode does NOT corrupt the values in the Volatile Wiper Registers nor the TCON register. When the Shutdown mode is exited (SHDN pin is inactive $\left(\mathrm{V}_{\mathrm{IH}}\right)$ ):
- The device returns to the Wiper setting specified by the Volatile Wiper value
- The TCON register bits return to controlling the terminal connection state


FIGURE 5-2: Hardware Shutdown Resistor Network Configuration.

### 5.3.2 TERMINAL CONTROL REGISTER (TCON)

The Terminal Control (TCON) register is a volatile register used to configure the connection of each resistor network terminal pin (A, B, and W) to the Resistor Network. This register is shown in Register 4-2.
The RxHW bits forces the selected resistor network into the same state as the $\overline{\text { SHDN }}$ pin. Alternate low-power configurations may be achieved with the RxA, RxW, and RxB bits.
Note: When the RxHW bit forces the resistor network into the hardware $\overline{\text { SHDN }}$ state, the state of the TCON register RxA, RxW, and $R x B$ bits is overridden (ignored). When the state of the RxHW bit no longer forces the resistor network into the hardware $\overline{\text { SHDN }}$ state, the TCON register RxA, RxW , and RxB bits return to controlling the terminal connection state. In other words, the RxHW bit does not corrupt the state of the RxA, RxW, and RxB bits.

### 5.3.3 INTERACTION OF $\overline{\text { SHDN }}$ PIN AND TCON REGISTER

Figure 5-3 shows how the $\overline{\text { SHDN }}$ pin signal and the RxHW bit signal interact to control the hardware shutdown of each resistor network (independently). Using the TCON bits allows each resistor network (Pot 0 and Pot 1) to be individually "shutdown" while the hardware pin forces both resistor networks to be "shutdown" at the same time.


FIGURE 5-3:
RxHW bit and SHDN pin
Interaction.

MCP413X/415X/423X/425X

NOTES:

### 6.0 SERIAL INTERFACE (SPI)

The MCP4XXX devices support the SPI serial protocol. This SPI operates in the slave mode (does not generate the serial clock).
The SPI interface uses up to four pins. These are:

- $\overline{\mathrm{CS}}$ - Chip Select
- SCK - Serial Clock
- SDI - Serial Data In
- SDO - Serial Data Out

Typical SPI Interfaces are shown in Figure 6-1. In the SPI interface, The Master's Output pin is connected to the Slave's Input pin and the Master's Input pin is connected to the Slave's Output pin.
The MCP4XXX SPI's module supports two (of the four) standard SPI modes. These are Mode 0, 0 and 1, 1. The SPI mode is determined by the state of the SCK pin ( $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ ) on the when the $\overline{\mathrm{CS}}$ pin transitions from inactive $\left(\mathrm{V}_{\mathrm{IH}}\right)$ to active ( $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IHH}}$ ).
All SPI interface signals are high-voltage tolerant.

Typical SPI Interface Connections


Typical MCP41X1 SPI Interface Connections (Host Controller Hardware SPI)


Alternate MCP41X1 SPI Interface Connections (Host Controller Firmware SPI)


Note 1: If High voltage commands are desired, some type of external circuitry needs to be implemented.
2: $R_{1}$ must be sized to ensure $V_{I L}$ and $V_{I H}$ of the devices are met.
FIGURE 6-1: Typical SPI Interface Block Diagram.

## MCP413X/415X/423X/425X

### 6.1 SDI, SDO, SCK, and $\overline{C S}$ Operation

The operation of the four SPI interface pins are discussed in this section. These pins are:

- SDI (Serial Data In)
- SDO (Serial Data Out)
- SCK (Serial Clock)
- $\overline{\mathrm{CS}}$ (Chip Select)

The serial interface works on either 8 -bit or 16 -bit boundaries depending on the selected command. The Chip Select ( $\overline{\mathrm{CS}}$ ) pin frames the SPI commands.

### 6.1.1 SERIAL DATA IN (SDI)

The Serial Data In (SDI) signal is the data signal into the device. The value on this pin is latched on the rising edge of the SCK signal.

### 6.1.2 SERIAL DATA OUT (SDO)

The Serial Data Out (SDO) signal is the data signal out of the device. The value on this pin is driven on the falling edge of the SCK signal.
Once the $\overline{\mathrm{CS}}$ pin is forced to the active level ( $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IHH}}$ ), the SDO pin will be driven. The state of the SDO pin is determined by the serial bit's position in the command, the command selected, and if there is a command error state (CMDERR).

### 6.1.3 SDI/SDO

## Note: MCP41X1 Devices Only .

For device packages that do not have enough pins for both an SDI and SDO pin, the SDI and SDO functionality is multiplexed onto a single I/O pin called SDI/SDO.

The SDO will only be driven for the command error bit (CMDERR) and during the data bits of a read command (after the memory address and command has been received).

### 6.1.3.1 SDI/SDO Operation

Figure 6-2 shows a block diagram of the SDI/SDO pin. The SDI signal has an internal "smart" pull-up. The value of this pull-up determines the frequency that data can be read from the device. An external pull-up can be added to the SDI/SDO pin to improve the rise time and therefore improve the frequency that data can be read.

Note: $\quad$ To support the High voltage requirement of the SDI function, the SDO function is an open drain output.

Data written on the SDI/SDO pin can be at the maximum SPI frequency.

Note: Care must be take to ensure that a Drive conflict does not exist between the Host Controllers SDO pin (or software SDI/SDO pin) and the MCP41x1 SDI/SDO pin (see Figure 6-1).

On the falling edge of the SCK pin during the C0 bit (see Figure 7-1), the SDI/SDO pin will start outputting the SDO value. The SDO signal overrides the control of the smart pull-up, such that whenever the SDI/SDO pin is outputting data, the smart pull-up is enabled.
The SDI/SDO pin will change from an input (SDI) to an output (SDO) after the state machine has received the Address and Command bits of the Command Byte. If the command is a Read command, then the SDI/SDO pin will remain an output for the remainder of the command. For any other command, the SDI/SDO pin returns to an input.


FIGURE 6-2: Serial I/O Mux Block Diagram.

### 6.1.4 SERIAL CLOCK (SCK)

(SPI FREQUENCY OF OPERATION)
The SPI interface is specified to operate up to 10 MHz . The actual clock rate depends on the configuration of the system and the serial command used. Table 6-1 shows the SCK frequency for different configurations.

## TABLE 6-1: SCK FREQUENCY

| Memory Type Access | Command |  |
| :--- | :---: | :---: |
|  | Read | Write, <br> Increment, <br> Decrement |
|  | SDI, SDO | 10 MHz |
|  | SDI/SDO | 10 MHz |

Note 1: MCP41X1 devices only.
2: This is the maximum clock frequency without an external pull-up resistor.

### 6.1.5 THE CS SIGNAL

The Chip Select ( $\overline{\mathrm{CS}}$ ) signal is used to select the device and frame a command sequence. To start a command, or sequence of commands, the $\overline{\mathrm{CS}}$ signal must transition from the inactive state $\left(\mathrm{V}_{\mathrm{IH}}\right)$ to an active state ( $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IHH}}$ ).
After the $\overline{\mathrm{CS}}$ signal has gone active, the SDO pin is driven and the clock bit counter is reset.

Note: There is a required delay after the $\overline{\mathrm{CS}}$ pin goes active to the 1 st edge of the SCK pin.
If an error condition occurs for an SPI command, then the Command byte's Command Error (CMDERR) bit (on the SDO pin) will be driven low $\left(\underline{V_{\mathrm{LI}}}\right)$. To exit the error condition, the user must take the $\overline{\mathrm{CS}}$ pin to the $\mathrm{V}_{\mathrm{IH}}$ level.
When the $\overline{\mathrm{CS}}$ pin returns to the inactive state $\left(\mathrm{V}_{\mathrm{IH}}\right)$ the SPI module resets (including the address pointer). While the $\overline{\mathrm{CS}}$ pin is in the inactive state $\left(\mathrm{V}_{\mathrm{IH}}\right)$, the serial interface is ignored. This allows the Host Controller to interface to other SPI devices using the same SDI, SDO, and SCK signals.
The $\overline{\mathrm{CS}}$ pin has an internal pull-up resistor. The resistor is disabled when the voltage on the $\overline{\mathrm{CS}}$ pin is at the $\mathrm{V}_{\mathrm{IL}}$ level. This means that when the $\overline{\mathrm{CS}}$ pin is not driven, the internal pull-up resistor will pull this signal to the $\mathrm{V}_{\mathrm{IH}}$ level. When the $\overline{\mathrm{CS}}$ pin is driven low ( $\mathrm{V}_{\mathrm{IL}}$ ), the resistance becomes very large to reduce the device current consumption.
The high voltage capability of the $\overline{\mathrm{CS}}$ pin allows MCP413X/415X/423X/425X devices to be used in systems previously designed for the MCP414X/416X/ 424X/426X devices.

## MCP413X/415X/423X/425X

### 6.2 The SPI Modes

The SPI module supports two (of the four) standard SPI modes. These are Mode 0,0 and 1,1. The mode is determined by the state of the SDI pin on the rising edge of the 1 st clock bit (of the 8 -bit byte).

### 6.2.1 MODE 0,0

In Mode 0,0: SCK idle state = low ( $\mathrm{V}_{\mathrm{IL}}$ ), data is clocked in on the SDI pin on the rising edge of SCK and clocked out on the SDO pin on the falling edge of SCK.

### 6.2.2 MODE 1,1

In Mode 1,1: SCK idle state $=$ high $\left(\mathrm{V}_{\mathrm{IH}}\right)$, data is clocked in on the SDI pin on the rising edge of SCK and clocked out on the SDO pin on the falling edge of SCK.

### 6.3 SPI Waveforms

Figure 6-3 through Figure 6-8 show the different SPI command waveforms. Figure 6-3 and Figure 6-4 are read and write commands. Figure 6-5 and Figure 6-6 are read commands when the SDI and SDO pins are multiplexed on the same pin (SDI/SDO). Figure 6-7 and Figure 6-8 are increment and decrement commands.


FIGURE 6-3: 16-Bit Commands (Write, Read) - SPI Waveform (Mode 1,1).


FIGURE 6-4: $\quad 16$-Bit Commands (Write, Read) - SPI Waveform (Mode 0,0).


Note 1: The SDI pin will read the state of the SDI pin which will be the SDO signal, unless overdriven.
2: $\mathrm{V}_{\mathrm{IHH}}$ is supported for compability with the MCP414X/6X and MCP424X/6X devices high voltage operation.

FIGURE 6-5: 16 -Bit Read Command for Devices with SDI/SDO multiplexed -
SPI Waveform (Mode 1,1).


FIGURE 6-6: 16-Bit Read Command for Devices with SDI/SDO multiplexed -
SPI Waveform (Mode 0,0).

## MCP413X/415X/423X/425X



FIGURE 6-7: 8-Bit Commands (Increment, Decrement, Modify - SPI Waveform with PIC MCU (Mode 1,1).


FIGURE 6-8: 8-Bit Commands (Increment, Decrement, Modify - SPI Waveform with PIC MCU (Mode 0,0).

### 7.0 DEVICE COMMANDS

The MCP4XXX's SPI command format supports 16 memory address locations and four commands. Each command has two modes. These are:

- Normal Serial Commands
- High-Voltage Serial Commands

Normal serial commands are those where the $\overline{\mathrm{CS}}$ pin is driven to $\mathrm{V}_{\mathrm{IL}}$. High Voltage Serial Commands, $\overline{\mathrm{CS}}$ pin is driven to $\mathrm{V}_{\mathrm{IHH}}$, for compatibility with systems that also support the MCP414X/416X/424X/426X devices. High Voltage Serial Commands operate identically to their corresponding Normal Serial Command. In each mode, there are four possible commands. These commands are shown in Table 7-1.
The 8-bit commands (Increment Wiper and Decrement Wiper commands) contain a Command Byte, see Figure 7-1, while 16-bit commands (Read Data and Write Data commands) contain a Command Byte and a Data Byte. The Command Byte contains two data bits, see Figure 7-1.
Table 7-2 shows the supported commands for each memory location and the corresponding values on the SDI and SDO pins.
Table 7-3 shows an overview of all the SPI commands and their interaction with other device features.

### 7.1 Command Byte

The Command Byte has three fields, the Address, the Command, and 2 Data bits, see Figure 7-1. Currently only one of the data bits is defined (D8). This is for the Write command.
The device memory is accessed when the master sends a proper Command Byte to select the desired operation. The memory location getting accessed is contained in the Command Byte's AD3:AD0 bits. The action desired is contained in the Command Byte's C1:C0 bits, see Table 7-1. C1:C0 determines if the desired memory location will be read, written, Incremented (wiper setting +1) or Decremented (wiper setting -1 ). The Increment and Decrement commands are only valid on the volatile wiper registers.
As the Command Byte is being loaded into the device (on the SDI pin), the device's SDO pin is driving. The SDO pin will output high bits for the first six bits of that command. On the 7th bit, the SDO pin will output the CMDERR bit state (see Section 7.3 "Error Condition"). The 8th bit state depends on the the command selected.

## TABLE 7-1: COMMAND BIT OVERVIEW

| C1:C0 Bit <br> States | Command | \# of Bits |
| :---: | :--- | :---: |
| 11 | Read Data | 16-Bits |
| 00 | Write Data | $16-$ Bits |
| 01 | Increment | 8 -Bits |
| 10 | Decrement | 8 -Bits |



FIGURE 7-1: General SPI Command Formats.

## TABLE 7-2: MEMORY MAP AND THE SUPPORTED COMMANDS

| Address |  | Command | $\begin{gathered} \text { Data } \\ \text { (10-bits) }^{(1)} \end{gathered}$ | SPI String (Binary) |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Value | Function |  |  | MOSI (SDI pin) | MISO (SDO pin) ${ }^{(2)}$ |
| 00h | Volatile Wiper 0 | Write Data | nn nnnn nnnn | 0000 00nn nnnn nnnn | 1111111111111111 |
|  |  | Read Data | nn nnnn nnnn | 0000 11nn nnnn nnnn | 1111 111n nnnn nnnn |
|  |  | Increment Wiper | - | 00000100 | 11111111 |
|  |  | Decrement Wiper | - | 00001000 | 11111111 |
| 01h | Volatile Wiper 1 | Write Data | nn nnnn nnnn | 0001 00nn nnnn nnnn | 1111111111111111 |
|  |  | Read Data | nn nnnn nnnn | 0001 11nn nnnn nnnn | 1111 111n nnnn nnnn |
|  |  | Increment Wiper | - | 00010100 | 11111111 |
|  |  | Decrement Wiper | - | 00011000 | 11111111 |
| 02h | Reserved | - | - | - | - |
| 03h | Reserved | - | - | - | - |
| 04h | Volatile TCON Register | Write Data | nn nnnn nnnn | 0100 00nn nnnn nnnn | 1111111111111111 |
|  |  | Read Data | nn nnnn nnnn | 0100 11nn nnnn nnnn | 1111 111n nnnn nnnn |
| 05h | Status Register | Read Data | nn nnnn nnnn | 0101 11nn nnnn nnnn | 1111 111n nnnn nnnn |
| 06h-0Fh | Reserved | - | - | - | - |

Note 1: The Data Memory is only 9-bits wide, so the MSb is ignored by the device.
2: All these Address/Command combinations are valid, so the CMDERR bit is set. Any other Address/Command combination is a command error state and the CMDERR bit will be clear.

### 7.2 Data Byte

Only the Read Command and the Write Command use the Data Byte, see Figure 7-1. These commands concatenate the 8 -bits of the Data Byte with the one data bit (D8) contained in the Command Byte to form 9 -bits of data (D8:D0). The Command Byte format supports up to 9 -bits of data so that the 8 -bit resistor network can be set to Full-Scale (100h or greater). This allows wiper connections to Terminal $A$ and to Terminal B.

The D9 bit is currently unused, and corresponds to the position on the SDO data of the CMDERR bit.

### 7.3 Error Condition

The CMDERR bit indicates if the four address bits received (AD3:AD0) and the two command bits received (C1:C0) are a valid combination (see Table 4-1). The CMDERR bit is high if the combination is valid and low if the combination is invalid.
SPI commands that do not have a multiple of 8 clocks are ignored.
Once an error condition has occurred, any following commands are ignored. All following SDO bits will be low until the CMDERR condition is cleared by forcing the $\overline{\mathrm{CS}}$ pin to the inactive state $\left(\mathrm{V}_{\mathrm{IH}}\right)$.

### 7.3.1 ABORTING A TRANSMISSION

All SPI transmissions must have the correct number of SCK pulses to be executed. The command is not executed until the complete number of clocks have been received. If the $\overline{C S}$ pin is forced to the inactive state $\left(\mathrm{V}_{\mathrm{IH}}\right)$ the serial interface is reset. Partial commands are not executed.

SPI is more susceptible to noise than other bus protocols. The most likely case is that this noise corrupts the value of the data being clocked into the MCP4XXX or the SCK pin is injected with extra clock pulses. This may cause data to be corrupted in the device, or a command error to occur, since the address and command bits were not a valid combination. The extra SCK pulse will also cause the SPI data (SDI) and clock (SCK) to be out of sync. Forcing the $\overline{\mathrm{CS}}$ pin to the inactive state $\left(\mathrm{V}_{\mathrm{IH}}\right)$ resets the serial interface. The SPI interface will ignore activity on the SDI and SCK pins until the $\overline{\mathrm{CS}}$ pin transition to the active state is detected ( $\mathrm{V}_{\mathrm{IH}}$ to $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ to $\mathrm{V}_{\mathrm{IHH}}$ ).

Note 1: When data is not being received by the MCP4XXX, It is recommended that the $\overline{\mathrm{CS}}$ pin be forced to the inactive level $\left(\mathrm{V}_{\mathrm{IL}}\right)$
2: It is also recommended that long continuous command strings should be broken down into single commands or shorter continuous command strings. This reduces the probability of noise on the SCK pin corrupting the desired SPI commands.

## MCP413X/415X/423X/425X

### 7.4 Continuous Commands

The device supports the ability to execute commands continuously. While the $\overline{\mathrm{CS}}$ pin is in the active state ( $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IHH}}$ ). Any sequence of valid commands may be received.

The following example is a valid sequence of events:

1. $\overline{\mathrm{CS}}$ pin driven active $\left(\mathrm{V}_{\mathrm{IL}}\right.$ or $\left.\mathrm{V}_{\mathrm{IHH}}\right)$.
2. Read Command.
3. Increment Command (Wiper 0).
4. Increment Command (Wiper 0).
5. Decrement Command (Wiper 1).

Note 1: It is recommended that while the $\overline{\mathrm{CS}}$ pin is active, only one type of command should be issued. When changing commands, it is recommended to take the $\overline{\mathrm{CS}}$ pin inactive then force it back to the active state.
2: It is also recommended that long command strings should be broken down into shorter command strings. This reduces the probability of noise on the SCK pin corrupting the desired SPI command string.
6. Write Command.
7. Write Command.
8. $\overline{\mathrm{CS}}$ pin driven inactive $\left(\mathrm{V}_{\mathrm{IH}}\right)$.

TABLE 7-3: COMMANDS

| Command Name | \# of Bits | High Voltage <br> $\left(\mathbf{V}_{\mathbf{I H H}}\right)$ on $\overline{\text { CS }}$ <br> pin? |
| :--- | :---: | :---: |
| Write Data | 16-Bits | - |
| Read Data | 16 -Bits | - |
| Increment Wiper | 8-Bits | - |
| Decrement Wiper | 8-Bits | - |
| High Voltage Write Data | 16 -Bits | Yes |
| High Voltage Read Data | 16-Bits | Yes |
| High Voltage Increment Wiper | 8-Bits | Yes |
| High Voltage Decrement Wiper | 8-Bits | Yes |

### 7.5 Write Data <br> Normal and High Voltage

Note: The High Voltage Write Data command is supported for compatability with system that also support MCP414X/416X/424X/ 426X devices.

The Write command is a 16-bit command. The format of the command is shown in Figure 7-2.
A Write command to a Volatile memory location changes that location after a properly formatted Write Command (16-clock) have been received.

### 7.5.1 SINGLE WRITE

The write operation requires that the $\overline{C S}$ pin be in the active state ( $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IHH}}$ ). Typically, the $\overline{\mathrm{CS}}$ pin will be in the inactive state $\left(\mathrm{V}_{\mathrm{IH}}\right)$ and is driven to the active state $\left(\mathrm{V}_{\mathrm{IL}}\right)$. The 16-bit Write Command (Command Byte and Data Byte) is then clocked in on the SCK and SDI pins. Once all 16 bits have been received, the specified volatile address is updated. A write will not occur if the write command isn't exactly 16 clocks pulses. This protects against system issues from corrupting the memory locations.
Figure 6-3 and Figure 6-4 show possible waveforms for a single write.


Note 1: If an Error Condition occurs (CMDERR = L), all following SDO bits will be low until the CMDERR condition is cleared (the $\overline{\mathrm{CS}} \mathrm{pin}$ is forced to the inactive state).

FIGURE 7-2: Write Command - SDI and SDO States.

### 7.5.2 CONTINUOUS WRITES

Continuous writes are possible only when writing to the volatile memory registers (address 00h, 01h, and 04h).
Figure 7-3 shows the sequence for three continuous writes. The writes do not need to be to the same volatile memory address.

|  | COMMAND BYTE |  |  |  |  |  |  |  | DATA BYTE |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A | A | A | A | 0 | 0 | D | D | D | D | D | D | D | D | D | D |
| SDI | $\begin{aligned} & D \\ & 3 \end{aligned}$ | D | D 1 | D 0 |  |  | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SDO | 1 | 1 | 1 | 1 | 1 | 1 | 1* | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |


| A <br> D <br> 3 | A D 2 | $\begin{aligned} & \hline \mathrm{A} \\ & \mathrm{D} \\ & 1 \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{D} \\ & 0 \end{aligned}$ | 0 | 0 | $\begin{aligned} & \hline \mathrm{D} \\ & 9 \end{aligned}$ | D | $\begin{aligned} & \hline \mathrm{D} \\ & 7 \end{aligned}$ | $\begin{gathered} \hline \mathrm{D} \\ 6 \end{gathered}$ | $\begin{aligned} & \hline \mathrm{D} \\ & 5 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{D} \\ & 4 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{D} \\ & 3 \end{aligned}$ | $\begin{aligned} & \bar{D} \\ & 2 \end{aligned}$ | $\begin{aligned} & \hline D \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{D} \\ & 0 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 1 | 1* | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |



Note 1: If a Command Error (CMDERR) occurs at this bit location (*), then all following SDO bits will be driven low until the $\overline{C S}$ pin is driven inactive $\left(\mathrm{V}_{\mathrm{IH}}\right)$.

FIGURE 7-3: Continuous Write Sequence.

### 7.6 Read Data <br> Normal and High Voltage

Note: The High Voltage Read Data command is supported for compatability with system that also support MCP414X/416X/424X/ 426X devices.

The Read command is a 16-bit command. The format of the command is shown in Figure 7-4.
The first 6-bits of the Read command determine the address and the command. The 7th clock will output the CMDERR bit on the SDO pin. The remaining 9 -clocks the device will transmit the 9 data bits (D8:D0) of the specified address (AD3:AD0).
Figure 7-4 shows the SDI and SDO information for a Read command.

### 7.6.1 SINGLE READ

The read operation requires that the $\overline{\mathrm{CS}}$ pin be in the active state ( $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IHH}}$ ). Typically, the $\overline{\mathrm{CS}}$ pin will be in the inactive state $\left(\mathrm{V}_{\mathrm{IH}}\right)$ and is driven to the active state ( $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IHH}}$ ). The 16-bit Read Command (Command Byte and Data Byte) is then clocked in on the SCK and SDI pins. The SDO pin starts driving data on the 7th bit (CMDERR bit) and the addressed data comes out on the 8th through 16th clocks. Figure 6-3 through Figure 6-6 show possible waveforms for a single read.
Figure 6-5 and Figure 6-6 show the single read waveforms when the SDI and SDO signals are multiplexed on the same pin. For additional information on the multiplexing of these signals, refer to Section 6.1.3 "SDI/SDO".


FIGURE 7-4: Read Command - SDI and SDO States.

### 7.6.2 CONTINUOUS READS

Continuous reads allows the devices memory to be read quickly. Continuous reads are possible to all memory locations.

Figure 7-5 shows the sequence for three continuous reads. The reads do not need to be to the same memory address.


Note 1: If a Command Error (CMDERR) occurs at this bit location (*), then all following SDO bits will be driven low until the $\overline{\mathrm{CS}}$ pin is driven inactive $\left(\mathrm{V}_{\mathrm{IH}}\right)$.

FIGURE 7-5: Continuous Read Sequence.

### 7.7 Increment Wiper Normal and High Voltage

Note: The High Voltage Increment Wiper command is supported for compatability with system that also support MCP414X/ 416X/424X/426X devices.

The Increment Command is an 8-bit command. The Increment Command can only be issued to wiper memory locations. The format of the command is shown in Figure 7-6.
An Increment Command to the wiper memory location changes that location after a properly formatted command (8-clocks) have been received.
Increment commands provide a quick and easy method to modify the value of the wiper location by +1 with minimal overhead.


Note 1: Only functions when writing the volatile wiper registers (AD3:ADO) Oh and 1 h .
2: Valid Address/Command combination.
3: Invalid Address/Command combination all following SDO bits will be low until the CMDERR condition is cleared.
(the $\overline{\mathrm{CS}}$ pin is forced to the inactive state).
4: If a Command Error (CMDERR) occurs at this bit location (*), then all following SDO bits will be driven low until the $\overline{\mathrm{CS}}$ pin is driven inactive $\left(\mathrm{V}_{\mathrm{IH}}\right)$.

FIGURE 7-6: Increment Command -
SDI and SDO States.

### 7.7.1 SINGLE INCREMENT

Typically, the $\overline{\mathrm{CS}}$ pin starts at the inactive state $\left(\mathrm{V}_{\mathrm{IH}}\right)$, but may be already be in the active state due to the completion of another command.
Figure 6-7 through Figure 6-8 show possible waveforms for a single increment. The increment operation requires that the $\overline{\mathrm{CS}}$ pin be in the active state ( $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IHH}}$ ). Typically, the $\overline{\mathrm{CS}}$ pin will be in the inactive state $\left(\mathrm{V}_{\mathrm{IH}}\right)$ and is driven to the active state $\left(\mathrm{V}_{\mathrm{IL}}\right.$ or $\left.\mathrm{V}_{\mathrm{IHH}}\right)$. The 8 -bit Increment Command (Command Byte) is then clocked in on the SDI pin by the SCK pins. The SDO pin drives the CMDERR bit on the 7th clock.
The wiper value will increment up to 100 h on 8 -bit devices and 80 h on 7 -bit devices. After the wiper value has reached Full-Scale ( 8 -bit $=100 \mathrm{~h}, 7$-bit $=80 \mathrm{~h}$ ), the wiper value will not be incremented further. If the Wiper register has a value between 101 h and 1 FFh , the Increment command is disabled. See Table 7-4 for additional information on the Increment Command versus the current volatile wiper value.
The Increment operations only require the Increment command byte while the $\overline{\mathrm{CS}}$ pin is active $\left(\mathrm{V}_{\mathrm{IL}}\right.$ or $\left.\mathrm{V}_{\mathrm{IHH}}\right)$ for a single increment.
After the wiper is incremented to the desired position, the $\overline{\mathrm{CS}}$ pin should be forced to $\mathrm{V}_{I H}$ to ensure that unexpected transitions on the SCK pin do not cause the wiper setting to change. Driving the $\overline{\mathrm{CS}}$ pin to $\mathrm{V}_{\mathrm{IH}}$ should occur as soon as possible (within device specifications) after the last desired increment occurs.

TABLE 7-4: INCREMENT OPERATION VS. VOLATILE WIPER VALUE

| Current Wiper Setting |  | Wiper (W) <br> Properties | Increment Command Operates? |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { 7-bit } \\ & \text { Pot } \end{aligned}$ | $\begin{aligned} & \text { 8-bit } \\ & \text { Pot } \end{aligned}$ |  |  |
| $\begin{aligned} & \text { 3FFh } \\ & \text { 081h } \end{aligned}$ | $\begin{aligned} & \hline \text { 3FFh } \\ & \text { 101h } \end{aligned}$ | Reserved <br> (Full-Scale (W = A)) | No |
| 080h | 100h | Full-Scale (W = A) | No |
| $\begin{aligned} & \hline \text { 07Fh } \\ & 041 \mathrm{~h} \end{aligned}$ | $\begin{gathered} \hline \text { 0FFh } \\ 081 \end{gathered}$ | $\mathrm{W}=\mathrm{N}$ |  |
| 040h | 080h | $\mathrm{W}=\mathrm{N}$ (Mid-Scale) | Yes |
| $\begin{aligned} & \text { 03Fh } \\ & \text { 001h } \end{aligned}$ | $\begin{gathered} \hline \text { 07Fh } \\ 001 \end{gathered}$ | $\mathrm{W}=\mathrm{N}$ |  |
| 000h | 000h | Zero Scale (W = B) | Yes |

## MCP413X/415X/423X/425X

### 7.7.2 CONTINUOUS INCREMENTS

Continuous Increments are possible only when writing to the wiper registers.
Figure 7-7 shows a Continuous Increment sequence for three continuous writes. The writes do not need to be to the same volatile memory address.

When executing an continuous Increment commands, the selected wiper will be altered from n to $\mathrm{n}+1$ for each Increment command received. The wiper value will increment up to 100 h on 8 -bit devices and 80 h on 7 -bit devices. After the wiper value has reached Full-Scale ( 8 -bit $=100 \mathrm{~h}, 7$-bit $=80 \mathrm{~h}$ ), the wiper value will not be incremented further. If the Wiper register has a value between 101h and 1FFh, the Increment command is disabled.

Increment commands can be sent repeatedly without raising $\overline{\mathrm{CS}}$ until a desired condition is met. The value in the Volatile Wiper register can be read using a Read Command.

When executing a continuous command string, The Increment command can be followed by any other valid command.

The wiper terminal will move after the command has been received (8th clock).
After the wiper is incremented to the desired position, the $\overline{\mathrm{CS}}$ pin should be forced to $\mathrm{V}_{\mathrm{IH}}$ to ensure that unexpected transitions (on the SCK pin do not cause the wiper setting to change). Driving the $\overline{\mathrm{CS}}$ pin to $\mathrm{V}_{\mathrm{IH}}$ should occur as soon as possible (within device specifications) after the last desired increment occurs.


Note 1: Only functions when writing the volatile wiper registers (AD3:ADO) Oh and 1 h .
2: Valid Address/Command combination.
3: Invalid Address/Command combination.
4: If an Error Condition occurs (CMDERR = L), all following SDO bits will be low until the CMDERR condition is cleared (the $\overline{\mathrm{CS}}$ pin is forced to the inactive state).

FIGURE 7-7: Continuous Increment Command - SDI and SDO States.

### 7.8 Decrement Wiper Normal and High Voltage

Note: The High Voltage Decrement Wiper command is supported for compatability with system that also support MCP414X/ 416X/424X/426X devices.

The Decrement Command is an 8 -bit command. The Decrement Command can only be issued to wiper memory locations. The format of the command is shown in Figure 7-6.
An Decrement Command to the wiper memory location changes that location after a properly formatted command (8-clocks) have been received.
Decrement commands provide a quick and easy method to modify the value of the wiper location by -1 with minimal overhead.


Note 1: Only functions when writing the volatile wiper registers (AD3:AD0) Oh and 1h.
2: Valid Address/Command combination.
3: Invalid Address/Command combination all following SDO bits will be low until the CMDERR condition is cleared.
(the $\overline{\mathrm{CS}}$ pin is forced to the inactive state).
4: If a Command Error (CMDERR) occurs at this bit location (*), then all following SDO bits will be driven low until the $\overline{\mathrm{CS}}$ pin is driven inactive $\left(\mathrm{V}_{\mathrm{IH}}\right)$.

FIGURE 7-8: Decrement Command -
SDI and SDO States.

### 7.8.1 SINGLE DECREMENT

Typically the $\overline{\mathrm{CS}}$ pin starts at the inactive state $\left(\mathrm{V}_{\mathrm{IH}}\right)$, but may be already be in the active state due to the completion of another command.
Figure 6-7 through Figure 6-8 show possible waveforms for a single Decrement. The decrement operation requires that the $\overline{\mathrm{CS}}$ pin be in the active state ( $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IHH}}$ ). Typically the $\overline{\mathrm{CS}}$ pin will be in the inactive state $\left(\mathrm{V}_{\mathrm{IH}}\right)$ and is driven to the active state $\left(\mathrm{V}_{\mathrm{IL}}\right.$ or $\left.\mathrm{V}_{\mathrm{IHH}}\right)$. Then the 8 -bit Decrement Command (Command Byte) is clocked in on the SDI pin by the SCK pins. The SDO pin drives the CMDERR bit on the 7th clock.
The wiper value will decrement from the wipers Full-Scale value (100h on 8 -bit devices and 80 h on 7 -bit devices). Above the wipers Full-Scale value ( 8 -bit $=101 \mathrm{~h}$ to 1 FFh, 7 -bit $=81 \mathrm{~h}$ to FFh), the decrement command is disabled. If the Wiper register has a Zero Scale value (000h), then the wiper value will not decrement. See Table 7-4 for additional information on the Decrement Command vs. the current volatile wiper value.
The Decrement commands only require the Decrement command byte, while the $\overline{\mathrm{CS}}$ pin is active ( $\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IHH}}$ ) for a single decrement.

After the wiper is decremented to the desired position, the $\overline{\mathrm{CS}}$ pin should be forced to $\mathrm{V}_{\mathrm{IH}}$ to ensure that unexpected transitions on the SCK pin do not cause the wiper setting to change. Driving the $\overline{\mathrm{CS}}$ pin to $\mathrm{V}_{\mathrm{IH}}$ should occur as soon as possible (within device specifications) after the last desired decrement occurs.

TABLE 7-5: DECREMENT OPERATION VS. VOLATILE WIPER VALUE

| Current Wiper Setting |  | Wiper (W) <br> Properties | Decrement Command Operates? |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { 7-bit } \\ & \text { Pot } \end{aligned}$ | 8-bit Pot |  |  |
| $\begin{aligned} & \text { 3FFh } \\ & \text { 081h } \end{aligned}$ | $\begin{aligned} & \text { 3FFh } \\ & 101 \mathrm{~h} \end{aligned}$ | Reserved <br> (Full-Scale (W = A)) | No |
| 080h | 100h | Full-Scale ( $\mathrm{W}=\mathrm{A}$ ) | Yes |
| $\begin{aligned} & \hline \text { 07Fh } \\ & 041 \mathrm{~h} \end{aligned}$ | $\begin{gathered} \hline \text { OFFh } \\ 081 \end{gathered}$ | $\mathrm{W}=\mathrm{N}$ |  |
| 040h | 080h | $\mathrm{W}=\mathrm{N}$ (Mid-Scale) | Yes |
| $\begin{aligned} & \text { 03Fh } \\ & 001 \mathrm{~h} \end{aligned}$ | $\begin{gathered} \hline \text { 07Fh } \\ 001 \end{gathered}$ | $\mathrm{W}=\mathrm{N}$ |  |
| 000h | 000h | Zero Scale (W = B) | No |

## MCP413X/415X/423X/425X

### 7.8.2 CONTINUOUS DECREMENTS

Continuous Decrements are possible only when writing to the wiper registers.
Figure 7-9 shows a continuous Decrement sequence for three continuous writes. The writes do not need to be to the same volatile memory address.

When executing an continuous Decrement commands, the selected wiper will be altered from n to $\mathrm{n}-1$ for each Decrement command received. The wiper value will decrement from the wipers Full-Scale value (100h on 8 -bit devices and 80 h on 7 -bit devices). Above the wipers Full-Scale value ( 8 -bit $=101 \mathrm{~h}$ to $1 F F h$, 7 -bit $=81 \mathrm{~h}$ to FFh), the decrement command is disabled. If the Wiper register has a Zero Scale value (000h), then the wiper value will not decrement. See Table 7-4 for additional information on the Decrement

Decrement commands can be sent repeatedly without raising $\overline{\mathrm{CS}}$ until a desired condition is met. The value in the Volatile Wiper register can be read using a Read Command.

When executing a continuous command string, The Decrement command can be followed by any other valid command.

The wiper terminal will move after the command has been received (8th clock).
After the wiper is decremented to the desired position, the $\overline{\mathrm{CS}}$ pin should be forced to $\mathrm{V}_{\mathrm{IH}}$ to ensure that "unexpected" transitions (on the SCK pin do not cause the wiper setting to change). Driving the $\overline{\mathrm{CS}}$ pin to $\mathrm{V}_{\mathrm{IH}}$ should occur as soon as possible (within device specifications) after the last desired decrement occurs.

Command vs. the current volatile wiper value.

| SDI | COMMAND BYTE |  |  |  |  |  |  |  | COMMAND BYTE |  |  |  |  |  |  |  | COMMAND BYTE |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | (DECR COMMAND (n-1) ) |  |  |  |  |  |  |  | (DECR COMMAND ( $\mathrm{n}-1$ ) ) |  |  |  |  |  |  |  | (DECR COMMAND (n-1) ) |  |  |  |  |  |  |  |  |
|  | A <br> D <br> 3 | A  <br> D  <br> 2  | $\begin{array}{\|c\|} \hline A \\ D \\ 1 \end{array}$ | $\begin{aligned} & \hline \text { A } \\ & D \\ & 0 \end{aligned}$ | 1 | 0 | X | X | $\begin{aligned} & \mathrm{A} \\ & \mathrm{D} \\ & 3 \end{aligned}$ | $\begin{aligned} & \hline A \\ & D \\ & 2 \end{aligned}$ | A  <br> D  <br> 1  <br> 1  | $\begin{aligned} & \text { A } \\ & \text { D } \\ & 0 \end{aligned}$ | 1 | 0 | X | X | A  <br> D  <br> 3  | A <br> D <br> 2 <br> 2 | A  <br> D  <br> 1  | $A$ <br> D <br> 0 | 1 | 0 | X | X |  |
| SDO | 1 | 1 | 1 | 1 | 1 | 1 | 1* | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1* | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1* | 1 | Note 1, 2 |
|  | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Note 3, 4 |
|  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Note 3, 4 |
|  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | Note 3, 4 |

Note 1: Only functions when writing the volatile wiper registers (AD3:AD0) Oh and 1 h .
2: Valid Address/Command combination.
3: Invalid Address/Command combination.
4: If an Error Condition occurs (CMDERR = L), all following SDO bits will be low until the CMDERR condition is cleared (the $\overline{\mathrm{CS}}$ pin is forced to the inactive state).

FIGURE 7-9: Continuous Decrement Command - SDI and SDO States.

### 8.0 APPLICATIONS EXAMPLES

Digital potentiometers have a multitude of practical uses in modern electronic circuits. The most popular uses include precision calibration of set point thresholds, sensor trimming, LCD bias trimming, audio attenuation, adjustable power supplies, motor control overcurrent trip setting, adjustable gain amplifiers and offset trimming. The MCP413X/415X/423X/425X devices can be used to replace the common mechanical trim pot in applications where the operating and terminal voltages are within CMOS process limitations $\left(V_{D D}=2.7 \mathrm{~V}\right.$ to 5.5 V$)$.

### 8.1 Split Rail Applications

All inputs that would be used to interface to a Host Controller support High Voltage on their input pin. This allows the MCP4XXX device to be used in split power rail applications.
An example of this is a battery application where the $\mathrm{PIC}^{\circledR}$ MCU is directly powered by the battery supply (4.8V) and the MCP4XXX device is powered by the 3.3V regulated voltage.

For SPI applications, these inputs are:

- $\overline{\mathrm{CS}}$
- SCK
- SDI (or SDI/SDO)
- SHDN

Figure 8-1 through Figure 8-2 show three example split rail systems. In this system, the MCP4XXX interface input signals need to be able to support the PIC MCU output high voltage $\left(\mathrm{V}_{\mathrm{OH}}\right)$.
In Example \#1 (Figure 8-1), the MCP4XXX interface input signals need to be able to support the PIC MCU output high voltage $\left(\mathrm{V}_{\mathrm{OH}}\right)$. If the split rail voltage delta becomes too large, then the customer may be required to do some level shifting due to MCP4XXX $\mathrm{V}_{\mathrm{OH}}$ levels related to Host Controller $\mathrm{V}_{\mathrm{IH}}$ levels.
In Example \#2 (Figure 8-2), the MCP4XXX interface input signals need to be able to support the lower voltage of the PIC MCU output high voltage level $\left(\mathrm{V}_{\mathrm{OH}}\right)$.
Table 8-1 shows an example PIC microcontroller I/O voltage specifications and the MCP4XXX specifications. So this PIC MCU operating at 3.3 V will drive a $\mathrm{V}_{\mathrm{OH}}$ at 2.64 V , and for the MCP4XXX operating at 5.5 V , the $\mathrm{V}_{\mathrm{IH}}$ is 2.47 V . Therefore, the interface signals meet specifications.


FIGURE 8-1: Example Split Rail System 1.


FIGURE 8-2: Example Split Rail System 2.

TABLE 8-1: $\quad \mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{IH}}$ COMPARISONS

| PIC $^{(1)}$ |  |  |  | MCP4XXX $^{(2)}$ |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Comment |  |  |  |  |  |  |
|  | $\mathbf{V}_{\mathbf{I H}}$ | $\mathbf{V}_{\mathbf{O H}}$ | $\mathbf{V}_{\mathbf{D D}}$ | $\mathbf{V}_{\mathbf{I H}}$ | $\mathbf{V}_{\mathbf{O H}}$ |  |
| 5.5 | 4.4 | 4.4 | 2.7 | 1.215 | $-^{(3)}$ |  |
| 5.0 | 4.0 | 4.0 | 3.0 | 1.35 | $-^{(3)}$ |  |
| 4.5 | 3.6 | 3.6 | 3.3 | 1.485 | $-^{(3)}$ |  |
| 3.3 | 2.64 | 2.64 | 4.5 | 2.025 | $-^{(3)}$ |  |
| 3.0 | 2.4 | 2.4 | 5.0 | 2.25 | $-^{(3)}$ |  |
| 2.7 | 2.16 | 2.16 | 5.5 | 2.475 | $-^{(3)}$ |  |

Note 1: $\mathrm{V}_{\mathrm{OH}}$ minimum $=0.8{ }^{*} \mathrm{~V}_{\mathrm{DD}}$;
$\mathrm{V}_{\mathrm{OL}}$ maximum $=0.6 \mathrm{~V}$
$\mathrm{V}_{\mathrm{IH}}$ minimum $=0.8 * \mathrm{~V}_{\mathrm{DD}}$;
$\mathrm{V}_{\mathrm{IL}}$ maximum $=0.2 * \mathrm{~V}_{\mathrm{DD}}$;
2: $\quad \mathrm{V}_{\mathrm{OH}}$ minimum (SDA only) $=$;
$V_{\mathrm{OL}}$ maximum $=0.2 * \mathrm{~V}_{\mathrm{DD}}$
$\mathrm{V}_{\mathrm{IH}}$ minimum $=0.45{ }^{*} \mathrm{~V}_{\mathrm{DD}}$;
$\mathrm{V}_{\text {IL }}$ maximum $=0.2$ * $\mathrm{V}_{\mathrm{DD}}$
3: The only MCP4XXX output pin is SDO, which is Open-Drain (or Open-Drain with Internal Pull-up) with High Voltage Support

## MCP413X/415X/423X/425X

### 8.2 Techniques to force the CS pin to $\mathrm{V}_{\mathrm{IHH}}$

The circuit in Figure 8-3 shows a method using the TC1240A doubling charge pump. When the SHDN pin is high, the TC1240A is off, and the level on the CS pin is controlled by the PIC® microcontrollers (MCUs) IO2 pin.
When the SHDN pin is low, the TC1240A is on and the $\mathrm{V}_{\text {OUT }}$ voltage is $2 * \mathrm{~V}_{\mathrm{DD}}$. The resistor $\mathrm{R}_{1}$ allows the $\overline{\mathrm{CS}}$ pin to go higher than the voltage such that the PIC MCU's IO2 pin "clamps" at approximately VDD.


FIGURE 8-3: Using the TC1240A to generate the $V_{I H H}$ voltage.
The circuit in Figure 8-4 shows the method used on the MCP402X Non-volatile Digital Potentiometer Evaluation Board (Part Number: MCP402XEV). This method requires that the system voltage be approximately 5 V . This ensures that when the PIC10F206 enters a brown-out condition, there is an insufficient voltage level on the $\overline{C S}$ pin to change the stored value of the wiper. The MCP402X Non-volatile Digital Potentiometer Evaluation Board User's Guide (DS51546) contains a complete schematic.
GPO is a general purpose I/O pin, while GP2 can either be a general purpose I/O pin or it can output the internal clock.
For the serial commands, configure the GP2 pin as an input (high-impedance). The output state of the GPO pin will determine the voltage on the $\overline{\mathrm{CS}}$ pin ( $\mathrm{V}_{\mathrm{IL}}$ or $\left.\mathrm{V}_{\mathrm{IH}}\right)$.
For high-voltage serial commands, force the GPO output pin to output a high level $\left(\mathrm{V}_{\mathrm{OH}}\right)$ and configure the GP2 pin to output the internal clock. This will form a charge pump and increase the voltage on the $\overline{C S}$ pin (when the system voltage is approximately 5 V ).


FIGURE 8-4: MCP4XXX Non-Volatile Digital Potentiometer Evaluation Board (MCP402XEV) implementation to generate the $V_{I H H}$ voltage.

### 8.3 Using Shutdown Modes

Figure 8-5 shows a possible application circuit where the independent terminals could be used. Disconnecting the wiper allows the transistor input to be taken to the Bias voltage level (disconnecting A and or B may be desired to reduce system current). Disconnecting Terminal A modifies the transistor input by the $\mathrm{R}_{\mathrm{BW}}$ rheostat value to the Common B . Disconnecting Terminal B modifies the transistor input by the $\mathrm{R}_{\mathrm{AW}}$ rheostat value to the Common A . The Common A and Common B connections could be connected to $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$.


FIGURE 8-5: Example Application Circuit using Terminal Disconnects.

### 8.4 Design Considerations

In the design of a system with the MCP4XXX devices, the following considerations should be taken into account:

- Power Supply Considerations
- Layout Considerations


### 8.4.1 POWER SUPPLY CONSIDERATIONS

The typical application will require a bypass capacitor in order to filter high-frequency noise, which can be induced onto the power supply's traces. The bypass capacitor helps to minimize the effect of these noise sources on signal integrity. Figure 8-6 illustrates an appropriate bypass strategy.
In this example, the recommended bypass capacitor value is $0.1 \mu \mathrm{~F}$. This capacitor should be placed as close (within 4 mm ) to the device power pin ( $\mathrm{V}_{\mathrm{DD}}$ ) as possible.
The power source supplying these devices should be as clean as possible. If the application circuit has separate digital and analog power supplies, $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ should reside on the analog plane.


FIGURE 8-6: Typical Microcontroller
Connections.

### 8.4.2 LAYOUT CONSIDERATIONS

Inductively-coupled AC transients and digital switching noise can degrade the input and output signal integrity, potentially masking the MCP4XXX's performance. Careful board layout minimizes these effects and increases the Signal-to-Noise Ratio (SNR). Multi-layer boards utilizing a low-inductance ground plane, isolated inputs, isolated outputs and proper decoupling are critical to achieving the performance that the silicon is capable of providing. Particularly harsh environments may require shielding of critical signals.
If low noise is desired, breadboards and wire-wrapped boards are not recommended.

### 8.4.3 RESISTOR TEMPCO

Characterization curves of the resistor temperature coefficient (Tempco) are shown in Figure 2-11, Figure 2-24, Figure 2-36, and Figure 2-48.
These curves show that the resistor network is designed to correct for the change in resistance as temperature increases. This technique reduces the end to end change is $\mathrm{R}_{\mathrm{AB}}$ resistance.

### 8.4.4 HIGH VOLTAGE TOLERANT PINS

High Voltage support ( $\mathrm{V}_{\mathrm{IHH}}$ ) on the Serial Interface pins supports two features. These are:

- In-Circuit Accommodation of split rail applications and power supply sync issues
- Compatability with systems that also support MCP414X/416X /424X/426X devices

MCP413X/415X/423X/425X

NOTES:

### 9.0 DEVELOPMENT SUPPORT

### 9.1 Development Tools

Several development tools are available to assist in your design and evaluation of the MCP4XXX devices. The currently available tools are shown in Table 9-1.
These boards may be purchased directly from the Microchip web site at www.microchip.com.

### 9.2 Technical Documentation

Several additional technical documents are available to assist you in your design and development. These technical documents include Application Notes, Technical Briefs, and Design Guides. Table 9-2 shows some of these documents.

## TABLE 9-1: DEVELOPMENT TOOLS

| Board Name | Part \# | Supported Devices |
| :--- | :--- | :--- |
| MCP42XX Digital Potentiometer PICtail Plus Demo <br> Board | MCP42XXDM-PTPLS | MCP42XX |
| MCP4XXX Digital Potentiometer Daughter Board ${ }^{(1)}$ | MCP4XXXDM-DB | MCP42XXX, MCP42XX, <br> MCP4021, and MCP4011 |
| 8-pin SOIC/MSOP/TSSOP/DIP Evaluation Board | SOIC8EV | Any 8-pin device in DIP, SOIC, <br> MSOP, or TSSOP package |
| 14-pin SOIC/MSOP/DIP Evaluation Board | SOIC14EV | Any 14-pin device in DIP, SOIC, or <br> MSOP package |

Note 1: Requires the use of a PICDEM Demo board (see User's Guide for details)
TABLE 9-2: TECHNICAL DOCUMENTATION

| Application <br> Note Number | Title | Literature \# |
| :--- | :--- | :--- |
| AN1080 | Understanding Digital Potentiometers Resistor Variations | DS01080 |
| AN737 | Using Digital Potentiometers to Design Low Pass Adjustable Filters | DS00737 |
| AN692 | Using a Digital Potentiometer to Optimize a Precision Single Supply Photo Detect | DS00692 |
| AN691 | Optimizing the Digital Potentiometer in Precision Circuits | DS00691 |
| AN219 | Comparing Digital Potentiometers to Mechanical Potentiometers | DS00219 |
| - | Digital Potentiometer Design Guide | DS22017 |
| - | Signal Chain Design Guide | DS21825 |

MCP413X/415X/423X/425X

NOTES:

### 10.0 PACKAGING INFORMATION

### 10.1 Package Marking Information



| Part Number | Code | Part Number | Code |
| :---: | :---: | :---: | :---: |
| MCP4131-502E/MF | DAAE | MCP4132-502E/MF | DAAY |
| MCP4131-103E/MF | DAAF | MCP4132-103E/MF | DAAZ |
| MCP4131-104E/MF | DAAH | MCP4132-104E/MF | DABB |
| MCP4131-503E/MF | DAAG | MCP4132-503E/MF | DABA |
| MCP4151-502E/MF | DAAP | MCP4152-502E/MF | DAAA |
| MCP4151-103E/MF | DAAQ | MCP4152-103E/MF | DABD |
| MCP4151-104E/MF | DAAS | MCP4152-104E/MF | DAAD |
| MCP4151-503E/MF | DAAR | MCP4152-503E/MF | DAAC |

Example:


Example


8-Lead PDIP


8-Lead SOIC


Example


Example


Legend: $X X$...X Customer-specific information
$Y \quad$ Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week ' 01 ')
NNN Alphanumeric traceability code
e3) Pb-free JEDEC designator for Matte Tin (Sn)

* This package is Pb -free. The Pb -free JEDEC designator (e3)
can be found on the outer packaging for this package.
Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.


## MCP413X/415X/423X/425X

## Package Marking Information (Continued)

10-Lead DFN (3x3)


| Part Number | Code | Part Number | Code |
| :---: | :---: | :---: | :---: |
| MCP4232-502E/MF | BAEH | MCP4252-502E/MF | BAES |
| MCP4232-103E/MF | BAEJ | MCP4252-103E/MF | BAET |
| MCP4232-104E/MF | BAEL | MCP4252-104E/MF | BAEV |
| MCP4232-503E/MF | BAEK | MCP4252-503E/MF | BAEU |

10-Lead MSOP

| XXXXXX |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| YWWNNN |  |  |  |  |
| $\square$ | MCP4232-502E/MS | 423252 | MCP4252-502E/MS | 425252 |
|  | MCP4232-103E/MS | 423213 | MCP4252-103E/MS | 425213 |
|  | MCP4232-104E/MS | 423214 | MCP4252-104E/MS | 425214 |
|  | MCP4232-503E/MS | 423253 | MCP4252-503E/MS | 425253 |

Example:


Example


14-Lead PDIP


14-Lead SOIC (.150")


14-Lead TSSOP


16-Lead QFN


Example


Example

| MCP 4251 |
| :---: |
| $502 \mathrm{E} / \mathrm{SLe3}$ |
| M1 0817256 |

Example


Example


## Lead Plastic Dual Flat No Lead Package $\mathbb{M F} \mathbb{T} \mathbb{x}$ mm Body [DFN]

Note $\square$ For the most current package drawings $\llbracket$ please see the Microchip Packaging Specification located at http wwwmicrochip com packaging


TOP VIEW


BOTTOM VIEW


| Units |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: |
| DimensionLimits |  | MIN | NOM | MAX |
| Number of Pins | N | $\square$ |  |  |
| Pitch | e | - ${ }^{\text {a }}$ BSC |  |  |
| Overall Height | A | $\square \mathrm{Cl\mid l}$ | $\square$ | $\square \square$ |
| Standoff $\square$ | A $\square$ | $\square \square^{\text {a }}$ | $\square \square^{1}$ | $\square \square$ |
| ContactThickness | A $\square$ | $\square \mathrm{TmEF}$ |  |  |
| Overall Length | D | $\square \mathrm{BSC}$ |  |  |
| Exposed Pad Width | $\mathrm{E} \square$ | - | - | $\square \square$ |
| Overall Width | E | $\square \mathrm{BSC}$ |  |  |
| Exposed Pad Length | D $\square$ | $\square \square$ | - | $\square \square$ |
| Contact Width | b | $\square \square^{1}$ | $\square \square$ | $\square \square$ |
| ContactLLength | L | $\square \square$ | $\square \mathrm{llil}$ | $\square \mathrm{lll}$ |
| Contact to Exposed Pad | K | $\square \square$ | - | - |

## Notes

$\square$ Pin $\square$ visual index featuremay vary but must belocated within the hatched area
$\square$ Package may have one ormore exposed tie barsat ends $\square$
$\square$ Package is saw singulated $\square$
$\square \square$ Dimensioning and tolerancing per ASME Y $\square \square \mathrm{M} \square$
BSC $\square$ Basic Dimension $\mathbb{T}$ heoretically exact value shown without tolerances $\square$
REF $\square$ Reference Dimension usually without tolerance forinformation purposes only $\square$
Microchip Technology Drawing Cab

## Lead Plastic Dual Flat No Lead Package $\mathbb{M F} \llbracket \mathbb{x} \square \mathbf{m m}$ Body [DFN]

Note $\square$ For the mostcurrent package drawings please see the Microchip Packaging Specification located at http Www microchip com packaging


## RECOMMENDED LAND PATTERN

|  | Units | MILLIMETERS |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN |  | NOM |
|  | E | 0.65 BSC |  |  |
| Contact Pitch | W2 |  |  | 2.40 |
| Optional Center Pad Width | T2 |  |  | 1.55 |
| Optional Center Pad Length | C1 |  | 3.10 |  |
| Contact Pad Spacing | X1 |  |  | 0.35 |
| Contact Pad Width (X8) | Y1 |  |  | 0.65 |
| Contact Pad Length (X8) | G | 0.30 |  |  |
| Distance Between Pads |  |  |  |  |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2062A

## Lead Plastic Dual In Line $\mathbb{P} \llbracket-\infty \square$ mil Body［PDIP］

Note $\square$ For the most current package drawings please see the Microchip Packaging Specificationlocated at http Wwwwmicrochip com packaging


| Units |  | INCHES |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Number of Pins | N |  | $\square$ |  |
| Pitch | e |  | $\square \mathrm{BS}$ |  |
| Top to Seating Plane | A | － | － | TM｜ll |
| Molded PackageThickness | $\mathrm{A} \square$ | W1］ |  |  |
| Base to Seating Plane | $\mathrm{A} \square$ | TITD | － | － |
| Shoulder to Shoulder Width | E | T－10］ | T｜｜l｜l | ［ |
| Molded Package Width | $\mathrm{E} \square$ | M｜ll | ［｜｜1］ | T⿴囗十丁口1） |
| Overall Length | D | ［⿴囗十丁口｜ | ［｜｜1］ | T｜l｜l |
| Tip to Seating Plane | L | T1］ |  |  |
| Lead Thickness | c | T｜lll | 땜］ | $\square \mathrm{m} \\|$ |
| UpperLead Width | $\mathrm{b} \square$ | T｜lll | 때｜｜ | ［1］ |
| LowerLead Width | b | T⿴囗十丁口1］ | T｜｜1］ | ［ |
| Overall Row Spacing $\mathbb{\text { § }}$ | eB | － | － | ［ |

## Notes

$\square$ Pin $\|$ visual index feature may vary but must belocated with the hatched area
$\square \square$ § Significant Characteristic $\square$

$\square$ Dimensioning and tolerancing per ASME Y $\square \square \mathrm{M} \square$
BSC Basic Dimension Theoretically exact value shown without tolerances $\square$

## Lead Plastic Micro Small Outline Package $\llbracket$ MS $\llbracket$ MSOP]

Note $\square$ For the mostcurrent package drawings please see the Microchip Packaging Specificationlocated at http Wwwwicrochip com packaging


Notes

| Units |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: |
| DimensionLimits |  | MIN | NOM | MAX |
| Number ofPins | N | $\square$ |  |  |
| Pitch | e | BSC |  |  |
| Overall Height | A | - | - | $\square$ |
| Molded Package Thickness | A $\square$ | $\square$ | $\square$ |  |
| Standoff $\square$ | A | [10] | - |  |
| Overall Width | E | $\square$-mSC |  |  |
| Molded Package Width | E $\square$ | BSC |  |  |
| Overall Length | D | BSC |  |  |
| FootLength | L | [10 | - | $\square$ |
| Footprint | L $\square$ | - |  |  |
| FootAngle | $\phi$ | $\square^{\circ}$ | - | $\square^{\circ}$ |
| Lead Thickness | c |  | - | 밈 |
| Lead Width | b | वT] | - | [10] |

$\square \square$ Pin $\Pi$ visual index feature may vary but must be located within the hatched area
$\square \square$ Dimensions $D$ and $E \square$ do not include mold flashor protrusions $\llbracket$ Mold flash or protrusions shall not exceed $\quad \| \square m m$ per side $\square$
$\square$ Dimensioning and tolerancing per ASME Y $\square \square \mathrm{M}$
BSC Basic Dimension Theoretically exact value shown without tolerances $\square$
REF $\square$ Reference Dimension usually without tolerance for information purposes only $\square$
Microchip Technology Drawing C

## Lead Plastic Small Outline SN $\mathbb{R}$ Narrow .

Note $\square$ For the most current package drawings $\llbracket$ please see the Microchip Packaging Specification located at http wwwmicrochip com packaging


| Units |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Number ofPins | N | $\square$ |  |  |
| Pitch | e | - BSC |  |  |
| Overall Height | A | - | - |  |
| Molded Package Thickness | A $\square$ | $\square \square$ | - | - |
| Standoff § | A $\square$ | $\square \square$ | - | $\square 1 \square$ |
| Overall Width | E | - 1 BSC |  |  |
| Molded Package Width | $\mathrm{E} \square$ |  |  |  |
| Overall Length | D | $\square \mathrm{BSC}$ |  |  |
| Chamfer optional $\square$ | h | $\square \mathrm{m}$ | - | $\square \mathrm{ll\mid l}$ |
| FootLength | L | $\square \square$ | - | $\square \mathrm{ll\mid l}$ |
| Footprint | L $\square$ | $\square \mathrm{R}$ (1) |  |  |
| FootAngle | $\phi$ | $\square^{\circ}$ | - | $\square^{\circ}$ |
| Lead Thickness | c | $\square \square$ | - | $\square \square$ |
| Lead Width | b | $\square \square$ | - | $\square \square \square$ |
| Mold Draft Angle Top | $\alpha$ | $\square^{\circ}$ | - | $\square \square^{\circ}$ |
| Mold Draft Angle Bottom | $\beta$ | $\square^{\circ}$ | - | $\square \square^{\circ}$ |

## Notes

$\square$ Pin $\|$ visual index feature may vary but must be located within the hatched area
$\square \square$ § Significant Characteristic $\square$

$\square$ Dimensioning and tolerancing perASME $\mathrm{Y} \square \square \mathrm{M} \square$
BSC Basic Dimension Theoretically exact value shown without tolerances $\square$
REF $\square$ Reference Dimension usually without tolerance forinformation purposes only $\square$

## Lead Plastic Small Outline $\mathbb{S N} \mathbb{T}$ Narrow $\|$ mm Body [SOIC]

Note $\square$ For the mostcurrent package drawings $\llbracket$ please see the Microchip Packaging Specificationlocated at http $W$ www microchip com packaging


## RECOMMENDED LAND PATTERN

|  | Units | MILLIMETERS |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Dimension Limits |  |  | MIN |  |
|  | E | 1.27 BSC |  |  |
| Contact Pitch | C |  | 5.40 |  |
| Contact Pad Spacing | X1 |  |  | 0.60 |
| Contact Pad Width (X8) | Y1 |  |  | 1.55 |
| Contact Pad Length (X8) |  |  |  |  |

Notes:

1. Dimensioning and tolerancing per ASME Y 14.5 M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2057A

## Lead Plastic Dual Flat No Lead Package $\llbracket$ MF $\mathbb{M} \llbracket \mathbf{x} \square \mathrm{mm}$ Body［DFN］

Note $\square$ For the most current package drawings please see the Microchip Packaging Specificationlocated at $\square$ http Wwwwmicrochip com packaging


TOP VIEW
BOTTOM VIEW


NOTE 2


| Units |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: |
| DimensionLimits |  | MIN | NOM | MAX |
| Number of Pins | N |  | $\square$ |  |
| Pitch | e |  | mbS |  |
| Overall Height | A | $\square$ | $\square$ | $\square$ |
| Standoff $\square$ | $\mathrm{A} \square$ | ㅁㅔㅔ | $\square$ |  |
| Contact Thickness | $\mathrm{A} \square$ |  | miRE |  |
| OverallLength | D |  | minS |  |
| Exposed Pad Length | $\mathrm{D} \square$ | $\square$ |  | ㅁ⿴囗十 |
| Overall Width | E |  | mbS |  |
| Exposed Pad Width | E $\square$ | $\square \square$ | $\square$ |  |
| Contact Width | b | \％ |  | － |
| ContactLength | L | $\square$ | $\square$ | ㅁ⿴囗十 |
| Contact to Exposed Pad | K | $\square$ | － | － |

## Notes

$\square$ Pin visual index feature may vary butmust be located within the hatched area
$\square \square$ Package may have one ormore exposed tie bars at ends $\square$
$\square$ Package is saw singulated
$\square \square$ Dimensioning and tolerancing per ASME Y $\square \| \mathrm{M}$
BSC Basic Dimension Theoretically exact value shown without folerances $\square$
REF $\square$ Reference Dimension usually without tolerance for information purposes only $\square$
Microchip Technology Drawing Ca B

## Lead Plastic Dual Flat No Lead Package $\llbracket \mathbf{M F} \square \mathbf{x} \square \mathbf{x} \|$ mm Body [DFN]

Note $\square$ For the mostcurrent package drawings $\llbracket$ please see the MicrochipPackaging Specification located at http $\|$ www microchip com packaging


## RECOMMENDED LAND PATTERN

|  | Units | MILLIMETERS |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Contact Pitch | E | 0.50 BSC |  |  |
| Optional Center Pad Width | W2 |  |  | 2.48 |
| Optional Center Pad Length | T2 |  |  | 1.55 |
| Contact Pad Spacing | C1 |  | 3.10 |  |
| Contact Pad Width (X8) | X1 |  |  | 0.30 |
| Contact Pad Length (X8) | Y1 |  |  | 0.65 |
| Distance Between Pads | G | 0.20 |  |  |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2063A

## Lead Plastic Micro Small Outline Package $\mathbb{U N}$［MSOP］

Note $\square$ For the most current package drawings $\llbracket$ please see the Microchip Packaging Specification located at http wwwmicrochip com packaging


| Units |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Number OfPins | N | $\square$ |  |  |
| Pitch | e | －BSC |  |  |
| Overall Height | A | － | － | ㅁ⿴囗十丁口10 |
| Molded PackageThickness | A $\square$ | $\square$ | $\square$ | ㅁ⿴囗十丁口𧘇 |
| Standoff $\square$ | A $\square$ | $\square$ | － | पा⿴囗十丁口卄 |
| Overall Width | E | $\square \mathrm{BSC}$ |  |  |
| Molded Package Width | E $\square$ | － 1 BSC |  |  |
| Overall Length | D | －BSC |  |  |
| FootLength | L |  | $\square$ | $\square$ |
| Footprint | L $\square$ | － |  |  |
| Foot Angle | $\phi$ | $\complement^{\circ}$ | － | $\square^{\circ}$ |
| Lead Thickness | c | $\square$ | － |  |
| Lead Width | b |  | － |  |

## Notes

$\square$ Pin $\square$ visual indexfeature may vary $\square$ but must belocated within the hatched area
$\square \square$ Dimensions Dand E do not include mold flash or protrusions Mold flashor protrusions shall not exceed $\square$ mmper side
$\square$ Dimensioning and tolerancing per ASME Y $\square \square \mathrm{M} \square$
BSC Basic Dimension Theoretically exact value shownwithout tolerances $\square$
REF $\square$ Reference Dimension usually without tolerance forinformation purposes only $\square$

## Lead Plastic Dual In Line $\mathbb{P} \mathbb{\square} \|$ mil Body［PDIP］

Note $\square$ For the most current package drawings $\llbracket$ please see the Microchip Packaging Specification located at http $\llbracket w w w$ microchip com packaging


| Units |  | INCHES |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Number of Pins | N |  | $\square$ |  |
| Pitch | e |  | $\square 1 \mathrm{BS}$ |  |
| Top to Seating Plane | A | － | － | ［1］ |
| Molded Package Thickness | $\mathrm{A} \square$ | W1］ | T｜l｜ | TMロ |
| Base to Seating Plane | $\mathrm{A} \square$ | T $\mathrm{m} \\|$ | － | － |
| Shoulderto Shoulder Width | E |  | T｜l｜l | $\square \mathrm{m} \\|$ |
| Molded Package Width | $\mathrm{E} \square$ | ［1］ | T｜l｜l | ［1］ |
| OverallLength | D |  | T｜l｜l | ［ |
| Tip to Seating Plane | L | $\square 1 \mathrm{l}$ | T｜l｜ | $\square \square \square$ |
| LeadThickness | c |  | T｜ | W |
| UpperLLead Width | $\mathrm{b} \square$ | T⿴囗十丁口｜ | T⿴囗十丁口｜ | T |
| Lower Lead Width | b | W｜ll | T｜l｜l | ［ |
| Overall Row Spacing $\mathbb{\text { § }}$ | eB | － | － | ［1］ |

## Notes

$\square \square$ Pin $\Pi$ visual index feature may vary but must be located with the hatched area $\square$
$\square$ §Significant Characteristic $\square$

$\square \square$ Dimensioning and tolerancing perASME Y $\square \square \mathrm{M}$
BSC Basic Dimension Theoretically exact value shown without tolerances $\square$

## 

Note $\square$ For the most current package drawings please see the Microchip Packaging Specificationlocated at http www microchip com packaging


| Units |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN | NOM | MAX |
| Number of Pins | N |  | $\square$ |  |
| Pitch | e |  | T1]BS |  |
| Overall Height | A | - | - | $\square \square$ |
| Molded Package Thickness | A $\square$ | $\square \square$ | - | - |
| Standoff $\mathbb{\text { § }}$ | A $\square$ | $\square \square$ | - | $\square \square$ |
| Overall Width | E |  | TMS |  |
| Molded Package Width | $\mathrm{E} \square$ |  | TMBS |  |
| OverallLength | D |  | THBS |  |
| Chamfer optional $\square$ | h | $\square$ | - | $\square \square$ |
| FootLength | L | $\square \square$ | - | $\square \square$ |
| Footprint | L $\square$ |  | III $\square$ RE |  |
| Foot/Angle | $\phi$ | $\square^{\circ}$ | - | $\square^{\circ}$ |
| Lead Thickness | c | $\square \square$ | - | $\square \square$ |
| Lead Width | b | $\square \square$ | - | $\square \square$ |
| Mold Draft Angle Top | $\alpha$ | $\square^{\circ}$ | - | $\square \square^{\circ}$ |
| Mold Draft Angle Bottom | $\beta$ | $\square^{\circ}$ | - | $\square \square^{\circ}$ |

## Notes

$\square$ Pin $\square$ visual index feature may vary butmust belocated within the hatched area
$\square$ § Significant Characteristic $\square$
$\square \square$ Dimensions Dand E do not includemold flashor protrusions Mold flashor protrusions shallnot exceed
$\square \square$ Dimensioning and tolerancing per ASME Y $\square \square \mathrm{M}$
BSC $\square$ Basic Dimension $T$ Theoretically exact value shown without tolerances $\square$
REF $\square$ Reference Dimension usually without tolerance for information purposes only $\square$
Microchip Technology Drawing C B

## 14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

Note $\square$ For the mostcurrent package drawings $\llbracket$ please see the MicrochipPackaging Specification located at http Wwww microchip com packaging


## RECOMMENDED LAND PATTERN

|  | Units | MILLIMETERS |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Dimension Limits |  |  | MIN |  |
| NOM |  | MAX |  |  |
| Contact Pitch | E | 1.27 BSC |  |  |
| Contact Pad Spacing | C |  | 5.40 |  |
| Contact Pad Width | X |  |  | 0.60 |
| Contact Pad Length | Y |  |  | 1.50 |
| Distance Between Pads | Gx | 0.67 |  |  |
| Distance Between Pads | G | 3.90 |  |  |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2065A

## Lead Plastic Thin Shrink Small Outline ST

Note $\square$ Forthe mostcurrent package drawings $\llbracket$ please see the Microchip Packaging Specification located at http www microchip com packaging


| Units |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: |
| DimensionLimits |  | MIN | NOM | MAX |
| Number of Pins | N | $\square$ |  |  |
| Pitch | e | - ${ }^{\text {a }}$ BSC |  |  |
| Overall Height | A | - | - | $\square \square$ |
| Molded Package Thickness | A $\square$ | $\square \square$ | 메 | $\square \square$ |
| Standoff $\square$ | A $\square$ | $\square \square^{\text {a }}$ | - | $\square \square$ |
| Overall Width | E | $\square$ BSC |  |  |
| Molded Package Width | E $\square$ | $\square \square$ | $\square \mathrm{llil}$ | $\square 1 \square^{\text {a }}$ |
| Molded Package Length | D | $\square \square$ |  | $\square \square$ |
| FootLength | L | $\square \square \square$ | $\square \mathrm{m}$ |  |
| Footprint | L $\square$ | $\square \mathrm{T}$ (1)REF |  |  |
| Foot Angle | $\phi$ | $\square^{\circ}$ | - | $\square^{\circ}$ |
| Lead Thickness | C | $\square \square$ | - | $\square \square$ |
| Lead Width | b | $\square \square$ | - | $\square \square$ |

## Notes

$\square$ Pin $\|$ visual index feature may vary but must be located within the hatched area

$\square$ Dimensioning and tolerancing per ASME Y $\square \square \mathrm{M} \square$
BSC Basic Dimension Theoretically exact value shown without tolerances $\square$
REF $\square$ Reference Dimension usually without tolerance forinformation purposes only $\square$

## MCP413X/415X/423X/425X

## Lead Plastic Quad Flat No Lead Package $\llbracket$ ML $\mathbb{W} \llbracket \mathbf{x} \square$ mm Body [QFN]

## Note $\square$ Forthemostcurrent package drawings please see the Microchip Packaging Specification located at http www microchip com packaging



| Units |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: |
| DimensionLimits |  | MIN | NOM | MAX |
| Number 0 PPins | N |  | $\square \square$ |  |
| Pitch | e |  | TibS |  |
| Overall Height | A | $\square \square$ | $\square \mathrm{\square IT}$ | $\square \square$ |
| Standoff $\square$ | A $\square$ | $\square \square$ | $\square \square$ | $\square \square$ |
| Contact Thickness | A $\square$ |  | $1 \square_{1}$ RE |  |
| Overall Width | E |  | TBS |  |
| Exposed Pad Width | $\mathrm{E} \square$ | $\square \square$ | $\square$ | $\square \square \square$ |
| Overall Length | D |  | TinBS |  |
| Exposed Pad Length | D $\square$ | $\square \square$ | - | $\square \square$ |
| Contact Width | b | $\square$ | $\square \square$ | $\square \square$ |
| ContactLength | L | प\|10 | 멤 | - |
| Contact to Exposed Pad | K | $\square \square$ | - | - |

## Notes

Pin visual index feature may vary but must be located within the hatched area
$\square$ Package is saw singulated
$\square \square$ Dimensioning and tolerancing per ASME Y $\square \| \mathrm{M}$
BSC Basic Dimension Theoretically exact value shown without tolerances $\square$
REF $\square$ Reference Dimension usually without tolerance forinformation purposes only

## 16-Lead Plastic Quad Flat, No Lead Package (ML) - $4 \times 4 \times 0.9 \mathrm{~mm}$ Body [QFN]

Note $\square$ For the mostcurrent package drawings $\llbracket$ please see the Microchip Packaging Specification located at http Www microchip com packaging


|  | Units |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Dimension Limits |  | MIN |  |  |
|  | E | 0.65 BSC |  |  |
| Contact Pitch | W2 |  |  | MAX |
| Optional Center Pad Width | T2 |  |  | 2.50 |
| Optional Center Pad Length | C |  | 4.00 |  |
| Contact Pad Spacing | C2 |  | 4.00 |  |
| Contact Pad Spacing | X1 |  |  | 0.35 |
| Contact Pad Width (X28) | Y1 |  |  | 0.80 |
| Contact Pad Length (X28) | G | 0.30 |  |  |
| Distance Between Pads |  |  |  |  |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2127A

MCP413X/415X/423X/425X

NOTES:

## APPENDIX A: REVISION HISTORY

## Revision B (December 2008)

The following is the list of modifications:

1. Updated $I_{\mathrm{PU}}$ specifications to specify test conditions and new limit.
2. Updated DFN package in "Package Types (top view)", including Exposed Thermal Pad sample (EP).
3. Added new descriptions in Section 3.0 "Pin Descriptions".
4. Added new Development Tool support items.
5. Updated Package Outline section.

## Revision A (September 2007)

- Original Release of this Document.


## APPENDIX B: MIGRATING FROM THE MCP41XXX AND MCP42XXX DEVICES

This is intended to give an overview of some of the differences to be aware of when migrating from the MCP41XXX and MCP42XXX devices.

## B. 1 MCP41XXX to MCP41XX Differences

Here are some of the differences to be aware of:

1. SI pin is now SDI/SDO pin, and the contents of the device memory can be read.
2. Need to address the Terminal Connect Feature (TCON register) of MCP41XX.
3. MCP41XX supports software Shutdown mode.
4. New $5 \mathrm{k} \Omega$ version.
5. MCP41XX have 7-bit resolution options.
6. Alternate pinout versions (for Rheostat configuration).
7. Verify device's electrical specifications.
8. Interface signals are now high voltage tolerant.
9. Interface signals now have internal pull-up resistors.

## B. 2 MCP42XXX to MCP42XX Differences

Here are some of the differences to be aware of:

1. Daisy chaining of devices is no longer supported.
2. SDO pin allows contents of device memory to be read.
3. Need to address the Terminal Connect Feature (TCON register) of MCP42XX.
4. MCP42XX supports software Shutdown mode.
5. New $5 \mathrm{k} \Omega$ version.
6. MCP42XX have 7-bit resolution options.
7. Alternate package/pinout versions (for Rheostat configuration).
8. Verify device's electrical specifications.
9. Interface signals are now high voltage tolerant
10. Interface signals now have internal pull-up resistors.

MCP413X/415X/423X/425X

NOTES:

## PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.


MCP413X/415X/423X/425X

NOTES:

## Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

## Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KeeLoQ, KeeLoq logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC, SmartShunt and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, PICkit, PICDEM, PICDEM.net, PICtail, PIC ${ }^{32}$ logo, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Total Endurance, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.
All other trademarks mentioned herein are property of their respective companies.
© 2008, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

[^1]
## Worldwide Sales and Service

## AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
http://support.microchip.com
Web Address:
www.microchip.com

## Atlanta

Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

## Boston

Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088
Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

## Dallas

Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

## Detroit

Farmington Hills, MI
Tel: 248-538-2250
Fax: 248-538-2260

## Kokomo

Kokomo, IN
Tel: 765-864-8360
Fax: 765-864-8387
Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Santa Clara
Santa Clara, CA
Tel: 408-961-6444
Fax: 408-961-6445

## Toronto

Mississauga, Ontario,
Canada
Tel: 905-673-0699
Fax: 905-673-6509

## ASIA/PACIFIC

Asia Pacific Office
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon Hong Kong
Tel: 852-2401-1200
Fax: 852-2401-3431
Australia - Sydney
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755
China - Beijing
Tel: 86-10-8528-2100
Fax: 86-10-8528-2104
China - Chengdu
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889
China - Hong Kong SAR
Tel: 852-2401-1200
Fax: 852-2401-3431
China - Nanjing
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470
China - Qingdao
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205
China - Shanghai
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066
China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393
China - Shenzhen
Tel: 86-755-8203-2660
Fax: 86-755-8203-1760
China - Wuhan
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118
China - Xiamen
Tel: 86-592-2388138
Fax: 86-592-2388130
China - Xian
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256
China - Zhuhai
Tel: 86-756-3210040
Fax: 86-756-3210049

ASIA/PACIFIC
India - Bangalore
Tel: 91-80-4182-8400
Fax: 91-80-4182-8422
India - New Delhi
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632
India - Pune
Tel: 91-20-2566-1512
Fax: 91-20-2566-1513
Japan - Yokohama
Tel: 81-45-471-6166
Fax: 81-45-471-6122
Korea - Daegu
Tel: 82-53-744-4301
Fax: 82-53-744-4302
Korea - Seoul
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or 82-2-558-5934
Malaysia - Kuala Lumpur
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859
Malaysia - Penang
Tel: 60-4-227-8870
Fax: 60-4-227-4068
Philippines - Manila
Tel: 63-2-634-9065
Fax: 63-2-634-9069

## Singapore

Tel: 65-6334-8870
Fax: 65-6334-8850
Taiwan - Hsin Chu
Tel: 886-3-572-9526
Fax: 886-3-572-6459
Taiwan - Kaohsiung
Tel: 886-7-536-4818
Fax: 886-7-536-4803
Taiwan - Taipei
Tel: 886-2-2500-6610
Fax: 886-2-2508-0102
Thailand - Bangkok
Tel: 66-2-694-1351
Fax: 66-2-694-1350

## EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393
Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829
France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79
Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44
Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781
Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340
Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91
UK - Wokingham
Tel: 44-118-921-5869
Fax: 44-118-921-5820


[^0]:    * Includes Exposed Thermal Pad (EP); see Table 3-1.

[^1]:    Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its $P I C^{\oplus}$ MCUs and dsPIC ${ }^{\oplus}$ DSCs, KEELOQ ${ }^{\oplus}$ code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

