# 8/10/12-Bit Dual Voltage Output Digital-to-Analog Converter with SPI Interface

#### **Features**

- MCP4902: Dual 8-Bit Voltage Output DAC
- · MCP4912: Dual 10-Bit Voltage Output DAC
- MCP4922: Dual 12-Bit Voltage Output DAC
- Rail-to-Rail Output
- SPI Interface with 20 MHz Clock Support
- Simultaneous Latching of the Dual DACs with LDAC pin
- Fast Settling Time of 4.5 µs
- · Selectable Unity or 2x Gain Output
- External Voltage Reference Inputs
- · External Multiplier Mode
- · 2.7V to 5.5V Single-Supply Operation
- Extended Temperature Range: -40°C to +125°C

#### **Applications**

- · Set Point or Offset Trimming
- · Precision Selectable Voltage Reference
- · Motor Control Feedback Loop
- · Digitally-Controlled Multiplier/Divider
- · Calibration of Optical Communication Devices

#### Related Products<sup>(1)</sup>

P/N	DAC Resolution	No. of ChannelS	Voltage Reference (V <sub>REF</sub> )				
MCP4801	8	1					
MCP4811	10	1	l 4				
MCP4821	12	1	Internal (2.048V)				
MCP4802	8	2	(2.0401)				
MCP4812	10	2					
MCP4822	12	2					
MCP4901	8	1					
MCP4911	10	1	F ()				
MCP4921	12	1	External				
MCP4902	8	2					
MCP4912	10	2					
MCP4922	12	2					

**Note 1:** The products listed here have similar AC/DC performances.

#### **Description**

The MCP4902/4912/4922 devices are dual 8-bit, 10-bit, and 12-bit buffered voltage output Digital-to-Analog Converters (DACs), respectively. The devices operate from a single 2.7V to 5.5V supply with SPI compatible Serial Peripheral Interface. The user can configure the full-scale range of the device to be  $V_{REF}$  or 2 \*  $V_{REF}$  by setting the Gain Selection Option bit (gain of 1 of 2).

The user can shut down both DAC channels by using  $\overline{SHDN}$  pin or shut down the DAC channel individually by setting the Configuration register bits. In Shutdown mode, most of the internal circuits in the shutdown channel are turned off for power savings and the output amplifier is configured to present a known high resistance output load (500 k $\Omega$ , typical).


The devices include double-buffered registers, allowing synchronous updates of two DAC outputs, using the LDAC pin. These devices also incorporate a Power-on Reset (POR) circuit to ensure reliable power-up.

The devices utilize a resistive string architecture, with its inherent advantages of low DNL error and fast settling time. These devices are specified over the extended temperature range (+125°C).


The devices provide high accuracy and low noise performance for consumer and industrial applications where calibration or compensation of signals (such as temperature, pressure and humidity) are required.

The MCP4902/4912/4922 devices are available in the PDIP, SOIC and TSSOP packages.

#### **Package Types**



#### **Block Diagram**



### 1.0 ELECTRICAL CHARACTERISTICS

#### **Absolute Maximum Ratings †**

V <sub>DD</sub>
All inputs and outputs w.r.t $\V_{SS}$ –0.3V to $V_{DD}$ +0.3V
Current at Input Pins±2 mA
Current at Supply Pins±50 mA
Current at Output Pins±25 mA
Storage temperature65°C to +150°C
Ambient temp. with power applied55°C to +125°C
ESD protection on all pins $\geq 4$ kV (HBM), $\geq 400V$ (MM)
Maximum Junction Temperature (T <sub>J</sub> )+150°C

† Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

**Electrical Specifications:** Unless otherwise indicated,  $V_{DD}$  = 5V,  $V_{SS}$  = 0V,  $V_{REF}$  = 2.048V, Output Buffer Gain (G) = 2x,  $R_L$  = 5 k $\Omega$  to GND,  $C_L$  = 100 pF  $T_A$  = -40 to +85°C. Typical values are at +25°C.

Parameters	Sym	Min	Тур	Max	Units	Conditions
Power Requirements						
Operating Voltage	$V_{DD}$	2.7	_	5.5	V	
Operating Current	I <sub>DD</sub>	_	350	700	μA	V <sub>DD</sub> = 5V
			250	500	μА	$V_{DD}$ = 3V $V_{REF}$ input is unbuffered, all digital inputs are grounded, all analog outputs ( $V_{OUT}$ ) are unloaded. Code = 000h.
Hardware Shutdown Current	I <sub>SHDN</sub>		0.3	2	μA	Power-on Reset circuit is turned off
Software Shutdown Current	I <sub>SHDN_SW</sub>	_	3.3	6	μA	Power-on Reset circuit stays on
Power-on-Reset Threshold	V <sub>POR</sub>	_	2.0		V	
DC Accuracy						
MCP4902						
Resolution	n	8	_	_	Bits	
INL Error	INL	-1	±0.125	1	LSb	
DNL	DNL	-0.5	±0.1	+0.5	LSb	Note 1
MCP4912						
Resolution	n	10	_	_	Bits	
INL Error	INL	-3.5	±0.5	3.5	LSb	
DNL	DNL	-0.5	±0.1	+0.5	LSb	Note 1
MCP4922					•	
Resolution	n	12	_	_	Bits	
INL Error	INL	-12	±2	12	LSb	
DNL	DNL	-0.75	±0.2	+0.75	LSb	Note 1
Offset Error	V <sub>OS</sub>	_	±0.02	1	% of FSR	Code = 0x000h

Note 1: Guaranteed monotonic by design over all codes.

2: This parameter is ensured by design, and not 100% tested.

#### **ELECTRICAL CHARACTERISTICS (CONTINUED)**

**Electrical Specifications:** Unless otherwise indicated,  $V_{DD}$  = 5V,  $V_{SS}$  = 0V,  $V_{REF}$  = 2.048V, Output Buffer Gain (G) = 2x,  $R_L$  = 5 kΩ to GND,  $C_L$  = 100 pF  $T_A$  = -40 to +85°C. Typical values are at +25°C.

Parameters	Sym	Min	Тур	Max	Units	Conditions
Offset Error Temperature	V <sub>OS</sub> /°C		0.16	_	ppm/°C	-45°C to 25°C
Coefficient	- 00		-0.44	_	ppm/°C	+25°C to 85°C
Gain Error	9E	_	-0.10	1	% of FSR	Code = 0xFFFh, not including off- set error
Gain Error Temperature Coefficient	∆G/°C	_	-3	_	ppm/°C	
Input Amplifier (V <sub>REF</sub> Input)						
Input Range – Buffered Mode	$V_{REF}$	0.040	_	V <sub>DD</sub> – 0.040	V	<b>Note 2</b> Code = 2048
Input Range – Unbuffered Mode	$V_{REF}$	0	_	$V_{DD}$	٧	V <sub>REF</sub> = 0.2V p-p, f = 100 Hz and 1 kHz
Input Impedance	R <sub>VREF</sub>		165	_	kΩ	Unbuffered Mode
Input Capacitance – Unbuffered Mode	C <sub>VREF</sub>	1	7	_	pF	
Multiplier Mode -3 dB Bandwidth	f <sub>VREF</sub>	_	450	_	kHz	V <sub>REF</sub> = 2.5V ±0.2Vp-p, Unbuffered, G = 1x
	f <sub>VREF</sub>	_	400	_	kHz	V <sub>REF</sub> = 2.5V ±0.2 Vp-p, Unbuffered, G = 2x
Multiplier Mode – Total Harmonic Distortion	THD <sub>VREF</sub>	_	-73	_	dB	V <sub>REF</sub> = 2.5V ±0.2Vp-p, Frequency = 1 kHz
Output Amplifier						
Output Swing	V <sub>OUT</sub>	1	0.01 to V <sub>DD</sub> -0.04		٧	Accuracy is better than 1 LSb for $V_{OUT}$ = 10 mV to ( $V_{DD}$ – 40 mV)
Phase Margin	θm		66	_	degrees	
Slew Rate	SR		0.55	_	V/µs	
Short Circuit Current	I <sub>SC</sub>		15	24	mA	
Settling Time	t <sub>settling</sub>	_	4.5	_	μs	Within 1/2 LSb of final value from 1/4 to 3/4 full-scale range
Dynamic Performance (Note	⊋ 2)					
DAC-to-DAC Crosstalk		_	10	_	nV-s	
Major Code Transition Glitch		_	45	_	nV-s	1 LSb change around major carry (01111111 to 10000000)
Digital Feedthrough			10	_	nV-s	
Analog Crosstalk		_	10	_	nV-s	

Note 1: Guaranteed monotonic by design over all codes.

<sup>2:</sup> This parameter is ensured by design, and not 100% tested.

#### **ELECTRICAL CHARACTERISTIC WITH EXTENDED TEMPERATURE**

Electrical Specifications: Unless otherwise indicated,  $V_{DD}$  = 5V,  $V_{SS}$  = 0V,  $V_{REF}$  = 2.048V, Output Buffer Gain (G) = 2x,  $R_L$  = 5 kΩ to GND,  $C_L$  = 100 pF. Typical values are at +125°C by characterization or simulation.

GND, C <sub>L</sub> = 100 pF. Typical values are at +125°C by characterization or simulation.												
Parameters	Sym	Min	Тур	Max	Units	Conditions						
Power Requirements												
Operating Voltage	$V_{DD}$	2.7	_	5.5	V							
Operating Current	I <sub>DD</sub>	_	400	_	μА	V <sub>REF</sub> input is unbuffered, all digital inputs are grounded, all analog outputs (Vout) are unloaded. Code=000h						
Hardware Shutdown Current	I <sub>SHDN</sub>	_	1.5		μA	POR circuit is turned-off						
Software Shutdown Current	I <sub>SHDN_SW</sub>		5		μΑ	POR circuit stays turned-on						
Power-On Reset threshold	V <sub>POR</sub>		1.85		V							
DC Accuracy												
MCP4902												
Resolution	n	8	_	_	Bits							
INL Error	INL		±0.25		LSb							
DNL	DNL		±0.2		LSb	Note 1						
MCP4912												
Resolution	n	10			Bits							
INL Error	INL		±1		LSb							
DNL	DNL		±0.2		LSb	Note 1						
MCP4922												
Resolution	n	12	_		Bits							
INL Error	INL		±4		LSb							
DNL	DNL		±0.25		LSb	Note 1						
Offset Error	V <sub>OS</sub>		±0.02		% of FSR	Code 0x000h						
Offset Error Temperature Coefficient	V <sub>OS</sub> /°C		-5		ppm/°C	+25°C to +125°C						
Gain Error	9 <sub>E</sub>	_	-0.10	_	% of FSR	Code = 0xFFFh, not including off- set error						
Gain Error Temperature Coefficient	∆G/°C		-3		ppm/°C							
Input Amplifier (V <sub>REF</sub> Input	)											
Input Range – Buffered Mode	V <sub>REF</sub>		0.040 to V <sub>DD</sub> – 0.040		V	Note 1 Code = 2048, V <sub>REF</sub> = 0.2V p-p, f = 100 Hz and 1 kHz						
Input Range – Unbuffered Mode	$V_{REF}$	0		$V_{DD}$	V							
Input Impedance	R <sub>VREF</sub>		174		kΩ	Unbuffered mode						
Input Capacitance – Unbuffered Mode	C <sub>VREF</sub>	_	7	_	pF							

Note 1: Guaranteed monotonic by design over all codes.

2: This parameter is ensured by design, and not 100% tested.

### ELECTRICAL CHARACTERISTIC WITH EXTENDED TEMPERATURE (CONTINUED)

**Electrical Specifications:** Unless otherwise indicated,  $V_{DD}$  = 5V,  $V_{SS}$  = 0V,  $V_{REF}$  = 2.048V, Output Buffer Gain (G) = 2x,  $R_L$  = 5 k $\Omega$  to GND,  $C_L$  = 100 pF. Typical values are at +125°C by characterization or simulation.

Parameters	Sym	Min	Тур	Max	Units	Conditions		
Multiplying Mode -3 dB Bandwidth	f <sub>VREF</sub>		450		kHz	$V_{REF}$ = 2.5V ±0.1 Vp-p, Unbuffered, G = 1x		
	f <sub>VREF</sub>	_	400	_	kHz	$V_{REF}$ = 2.5V ±0.1 Vp-p, Unbuffered, G = 2x		
Multiplying Mode – Total Harmonic Distortion	THD <sub>VREF</sub>	_	_	— dB V <sub>REF</sub> = 2.5V ±0.1Vp-p, Frequency = 1 kHz				
Output Amplifier								
Output Swing	V <sub>OUT</sub>	_	0.01 to V <sub>DD</sub> – 0.04	_	V	Accuracy is better than 1 LSb for $V_{OUT}$ = 10 mV to ( $V_{DD}$ – 40 mV)		
Phase Margin	θm	_	66	_	degrees			
Slew Rate	SR	_	0.55	_	V/µs			
Short Circuit Current	I <sub>SC</sub>	_	17	_	mA			
Settling Time	t <sub>settling</sub>	_	4.5	_	μs	Within 1/2 LSb of final value from 1/4 to 3/4 full-scale range		
Dynamic Performance (No	ote 2)					•		
DAC to DAC Crosstalk		_	10	_	nV-s			
Major Code Transition Glitch		_	45	_	nV-s	1 LSb change around major carry (01111111 to 10000000)		
Digital Feedthrough		_	10	_	nV-s			
Analog Crosstalk			10	_	nV-s			

Note 1: Guaranteed monotonic by design over all codes.

<sup>2:</sup> This parameter is ensured by design, and not 100% tested.

#### **AC CHARACTERISTICS (SPI TIMING SPECIFICATIONS)**

**Electrical Specifications:** Unless otherwise indicated,  $V_{DD}$ = 2.7V – 5.5V,  $T_A$ = -40 to +125°C. Typical values are at +25°C.

Typical values are at +25 C.	1													
Parameters	Sym	Min	Тур	Max	Units	Conditions								
Schmitt Trigger High-Level Input Voltage (All digital input pins)	V <sub>IH</sub>	0.7 V <sub>DD</sub>	-	_	V									
Schmitt Trigger Low-Level Input Voltage (All digital input pins)	V <sub>IL</sub>	ı		0.2 V <sub>DD</sub>	V									
Hysteresis of Schmitt Trigger Inputs	V <sub>HYS</sub>	1	0.05 V <sub>DD</sub>	_	V									
Input Leakage Current	I <sub>LEAKAGE</sub>	-1	1	1	μΑ	$\overline{SHDN} = \overline{LDAC} = \overline{CS} = SDI = SCK + V_{REF} = V_{DD} \text{ or } V_{SS}$								
Digital Pin Capacitance (All inputs/outputs)	C <sub>IN</sub> , C <sub>OUT</sub>		10	_	pF	$V_{DD} = 5.0V$ , $T_A = +25^{\circ}C$ , $f_{CLK} = 1$ MHz ( <b>Note 1</b> )								
Clock Frequency	F <sub>CLK</sub>	_	_	20	MHz	T <sub>A</sub> = +25°C ( <b>Note 1</b> )								
Clock High Time	t <sub>HI</sub>	15	_	_	ns	Note 1								
Clock Low Time	t <sub>LO</sub>	15	_	_	ns	Note 1								
CS Fall to First Rising CLK Edge	t <sub>CSSR</sub>	40	_	_	ns	Applies only when $\overline{CS}$ falls with CLK high. (Note 1)								
Data Input Setup Time	t <sub>SU</sub>	15	_	_	ns	Note 1								
Data Input Hold Time	t <sub>HD</sub>	10			ns	Note 1								
SCK Rise to CS Rise Hold Time	t <sub>CHS</sub>	15	_	_	ns	Note 1								
CS High Time	t <sub>CSH</sub>	15	_	_	ns	Note 1								
LDAC Pulse Width	t <sub>LD</sub>	100	_	_	ns	Note 1								
LDAC Setup Time	t <sub>LS</sub>	40	_	_	ns	Note 1								
SCK Idle Time before CS Fall	t <sub>IDLE</sub>	40	_	_	ns	Note 1								

Note 1: This parameter is ensured by design and not 100% tested.




FIGURE 1-1: SPI Input Timing Data.

#### **TEMPERATURE CHARACTERISTICS**

<b>Electrical Specifications:</b> Unless otherwise indicated, $V_{DD} = +2.7V$ to +5.5V, $V_{SS} = GND$ .											
Parameters	Sym	Min	Тур	Max	Units	Conditions					
Temperature Ranges											
Specified Temperature Range T <sub>A</sub> -40 — +125 °C											
Operating Temperature Range	T <sub>A</sub>	-40	_	+125	°C	Note 1					
Storage Temperature Range	T <sub>A</sub>	-65	_	+150	°C						
Thermal Package Resistances											
Thermal Resistance, 14L-PDIP	$\theta_{\sf JA}$	_	70	_	°C/W						
Thermal Resistance, 14L-SOIC	$\theta_{\sf JA}$	_	120	_	°C/W						
Thermal Resistance, 14L-TSSOP	$\theta_{\sf JA}$	_	100	_	°C/W						

Note 1: The MCP4902/4912/4922 devices operate over this extended temperature range, but with reduced performance. Operation in this range must not cause  $T_J$  to exceed the maximum junction temperature of  $150^{\circ}$ C.

#### 2.0 TYPICAL PERFORMANCE CURVES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.




FIGURE 2-1: DNL vs. Code (MCP4922).






FIGURE 2-2: DNL vs. Code and Temperature (MCP4922).



**FIGURE 2-3:** DNL vs. Code and  $V_{REF}$  Gain = 1 (MCP4922).



**FIGURE 2-4:** Absolute DNL vs. Temperature (MCP4922).




FIGURE 2-5: Absolute DNL vs. Voltage Reference (MCP4922).





FIGURE 2-6: INL vs. Code and Temperature (MCP4922).



**FIGURE 2-7:** Absolute INL vs. Temperature (MCP4922).





FIGURE 2-8: Absolute INL vs. V<sub>REF</sub> (MCP4922).



**FIGURE 2-9:** INL vs. Code and  $V_{REF}$  (MCP4922).





FIGURE 2-10: INL vs. Code (MCP4922).






FIGURE 2-11: DNL vs. Code and Temperature (MCP4912).




FIGURE 2-12: INL vs. Code and Temperature (MCP4912).







FIGURE 2-13: DNL vs. Code and Temperature (MCP4902).




**FIGURE 2-14:** INL vs. Code and Temperature (MCP4902).




**FIGURE 2-15:**  $I_{DD}$  vs. Temperature and  $V_{DD}$ .




**FIGURE 2-16:**  $I_{DD}$  Histogram ( $V_{DD}$  = 2.7V).




**FIGURE 2-17:**  $I_{DD}$  Histogram ( $V_{DD} = 5.0V$ ).




**FIGURE 2-18:** Hardware Shutdown Current vs. Ambient Temperature and  $V_{DD}$ .




**FIGURE 2-19:** Software Shutdown Current vs. Ambient Temperature and V<sub>DD</sub>.




**FIGURE 2-20:** Offset Error vs. Ambient Temperature and  $V_{DD}$ .




**FIGURE 2-21:** Gain Error vs. Ambient Temperature and  $V_{DD}$ .




**FIGURE 2-22:**  $V_{IN}$  High Threshold vs Ambient Temperature and  $V_{DD}$ .




**FIGURE 2-23:**  $V_{IN}$  Low Threshold vs Ambient Temperature and  $V_{DD}$ .




**FIGURE 2-24:** Input Hysteresis vs. Ambient Temperature and  $V_{DD}$ .




**FIGURE 2-25:**  $V_{REF}$  Input Impedance vs. Ambient Temperature and  $V_{DD}$ .



**FIGURE 2-26:**  $V_{OUT}$  High Limit vs. Ambient Temperature and  $V_{DD}$ .



**FIGURE 2-27:**  $V_{OUT}$  Low Limit vs. Ambient Temperature and  $V_{DD}$ .



**FIGURE 2-28:**  $I_{OUT}$  High Short vs. Ambient Temperature and  $V_{DD}$ .




FIGURE 2-29:  $I_{OUT}$  vs  $V_{OUT}$ . Gain = 1x.




FIGURE 2-30: V<sub>OUT</sub> Rise Time.




FIGURE 2-31: V<sub>OUT</sub> Fall Time.




FIGURE 2-32: V<sub>OUT</sub> Rise Time.





FIGURE 2-33: V<sub>OUT</sub> Rise Time.



**FIGURE 2-34:** V<sub>OUT</sub> Rise Time Exit Shutdown.




FIGURE 2-35: PSRR vs. Frequency.

**Note:** Unless otherwise indicated,  $T_A$  = +25°C,  $V_{DD}$  = 5V,  $V_{SS}$  = 0V,  $V_{REF}$  = 2.50V, Gain = 2x,  $R_L$  = 5 k $\Omega$ ,  $C_L$  = 100 pF.




FIGURE 2-36: Multiplier Mode Bandwidth.




FIGURE 2-38:

Phase Shift.






FIGURE 2-37:

-3 db Bandwidth vs. Worst

Codes.

NOTES:

#### 3.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

Pin No.	Symbol	Function
1	$V_{DD}$	Supply Voltage Input (2.7V to 5.5V)
2	NC	No Connection
3	CS	Chip Select Input
4	SCK	Serial Clock Input
5	SDI	Serial Data Input
6	NC	No Connection
7	NC	No Connection
8	LDAC	Synchronization Input. This pin is used to transfer DAC settings (Input Registers) to the output registers (V <sub>OUT</sub> )
9	SHDN	Hardware Shutdown Input
10	V <sub>OUTB</sub>	DAC <sub>B</sub> Output
11	$V_{REFB}$	DAC <sub>B</sub> Reference Voltage Input (V <sub>SS</sub> to V <sub>DD</sub> )
12	$V_{SS}$	Ground reference point for all circuitry on the device
13	$V_{REFA}$	DAC <sub>A</sub> Reference Voltage Input (V <sub>SS</sub> to V <sub>DD</sub> )
14	V <sub>OUTA</sub>	DAC <sub>A</sub> Output

#### 3.1 Supply Voltage Pins $(V_{DD}, V_{SS})$

 $V_{DD}$  is the positive supply voltage input pin. The input supply voltage is relative to  $V_{SS}$  and can range from 2.7V to 5.5V. The power supply at the  $V_{DD}$  pin should be as clean as possible for a good DAC performance. It is recommended to use an appropriate bypass capacitor of about 0.1  $\mu F$  (ceramic) to ground. An additional 10  $\mu F$  capacitor (tantalum) in parallel is also recommended to further attenuate high frequency noise present in application boards.

 $V_{SS}$  is the analog ground pin and the current return path of the device. The user must connect the  $V_{SS}$  pin to a ground plane through a low-impedance connection. If an analog ground path is available in the application Printed Circuit Board (PCB), it is highly recommended that the  $V_{SS}$  pin be tied to the analog ground path or isolated within an analog ground plane of the circuit board.

#### 3.2 Chip Select (CS)

CS is the Chip Select input, which requires an active low signal to enable serial clock and data functions.

#### 3.3 Serial Clock Input (SCK)

SCK is the SPI compatible serial clock input pin.

#### 3.4 Serial Data Input (SDI)

SDI is the SPI compatible serial data input pin.

#### 3.5 Latch DAC Input (LDAC)

 $\overline{\text{LDAC}}$  (latch DAC synchronization input) pin is used to transfer the input latch registers to their corresponding DAC registers (output latches,  $V_{OUT}$ ). When this pin is low, both  $V_{OUTA}$  and  $V_{OUTB}$  are updated at the same time with their input register contents. This pin can be tied to low ( $V_{SS}$ ) if the  $V_{OUT}$  update is desired at the rising edge of the  $\overline{CS}$  pin. This pin can be driven by an external control device such as an MCU I/O pin.

#### 3.6 Hardware Shutdown Input (SHDN)

SHDN is the hardware shutdown input pin. When this pin is low, both DAC channels are shut down. DAC output is not available during the shutdown.

#### 3.7 Analog Outputs (V<sub>OUTA</sub>, V<sub>OUTB</sub>)

 $V_{OUTA}$  is the DAC A output pin, and  $V_{OUTB}$  is the DAC B output pin. Each output has its own output amplifier. The DAC output amplifier of each channel can drive the output pin with a range of  $V_{SS}$  to  $V_{DD}$ .

## 3.8 Voltage Reference Inputs (V<sub>REFA</sub>, V<sub>REFB</sub>)

 $V_{REFA}$  is the voltage reference input for DAC channel A, and  $V_{REFB}$  is the reference input for DAC channel B. The reference on these pins is utilized to set the reference voltage on the string DAC. The input signal can range from  $V_{SS}$  to  $V_{DD}.$  These pins can be tied to  $V_{DD}.$ 

NOTES:

#### 4.0 GENERAL OVERVIEW

The MCP4902, MCP4912 and MCP4922 are dual voltage-output 8-bit, 10-bit and 12-bit DAC devices, respectively. These devices include input amplifiers, rail-to-rail output amplifiers, reference buffers for external voltage reference, shutdown and reset-management circuitry. The devices use an SPI serial communication interface and operate with a single supply voltage from 2.7V to 5.5V.

The DAC input coding of these devices is straight binary. Equation 4-1 shows the DAC analog output voltage calculation.

### EQUATION 4-1: ANALOG OUTPUT VOLTAGE (V<sub>OUT</sub>)

 $V_{OUT} = \frac{(V_{REF} \times D_n)}{2^n} G$ 

Where:

V<sub>REF</sub> = External voltage reference

 $D_n$  = DAC input code

G = Gain Selection

= 2 for  $\langle \overline{GA} \rangle$  bit = 0 = 1 for  $\langle \overline{GA} \rangle$  bit = 1

n = DAC Resolution

= 8 for MCP4902

= 10 for MCP4912

= 12 for MCP4922

The ideal output range of each device is:

#### • MCP4902 (n = 8)

(a) 0 V to 255/256 \*  $V_{REF}$  when gain setting = 1x.

(b) 0 V to 255/256 \* 2 \*  $V_{RFF}$  when gain setting = 2x.

#### • MCP4912 (n = 10)

(a) 0 V to 1023/1024 \*  $V_{RFF}$  when gain setting = 1x.

(b) 0 V to 1023/1024 \* 2 \*  $V_{REF}$  when gain setting = 2x.

#### • MCP4922 (n = 12)

(a) 0 V to 4095/4096 \*  $V_{REF}$  when Gain setting = 1x.

(b) 0 V to 4095/4096 \* 2 \*  $V_{REF}$  when gain setting = 2x.

Note: See the output swing voltage specification in Section 1.0 "Electrical Characteristics".

1 LSb is the ideal voltage difference between two successive codes. Table 4-1 illustrates the LSb calculation of each device.

TABLE 4-1: LSb OF EACH DEVICE

		-					
Device	Gain Selection	LSb Size					
MCP4902	1x	V <sub>REF</sub> /256					
(n = 8)	2x	(2* V <sub>REF</sub> )/256					
MCP4912	1x	V <sub>REF</sub> /1024					
(n = 10)	2x	(2* V <sub>REF</sub> )/1024					
MCP4922	1x	V <sub>REF</sub> /4096					
(n = 12)	2x	(2* V <sub>REF</sub> )/4096					
where V <sub>REF</sub> is	the external	voltage reference.					

#### 4.1 DC Accuracy

#### 4.1.1 INL ACCURACY

Integral Non-Linearity (INL) error is the maximum deviation between an actual code transition point and its corresponding ideal transition point, after offset and gain errors have been removed. The two end points (from 0x000 and 0xFFF) method is used for the calculation. Figure 4-1 shows the details.

A positive INL error represents transition(s) later than ideal. A negative INL error represents transition(s) earlier than ideal.




FIGURE 4-1: Example for INL Error.

#### 4.1.2 DNL ACCURACY

A Differential Non-Linearity (DNL) error is the measure of variations in code widths from the ideal code width. A DNL error of zero indicates that every code is exactly 1 LSb wide.




FIGURE 4-2: Example for DNL Accuracy.

#### 4.1.3 OFFSET ERROR

An offset error is the deviation from zero voltage output when the digital input code is zero.

#### 4.1.4 GAIN ERROR

A gain error is the deviation from the ideal output,  $V_{REF}$ – 1 LSb, excluding the effects of offset error.

#### 4.2 Circuit Descriptions

#### 4.2.1 OUTPUT AMPLIFIERS

The DAC's outputs are buffered with a low-power, precision CMOS amplifier. This amplifier provides low offset voltage and low noise. The output stage enables the device to operate with output voltages close to the power supply rails. Refer to **Section 1.0 "Electrical Characteristics"** for the analog output voltage range and load conditions.

In addition to resistive load driving capability, the amplifier will also drive high capacitive loads without oscillation. The amplifier's strong outputs allow  $V_{\text{OUT}}$  to be used as a programmable voltage reference in a system.

Selecting a gain of 2 reduces the bandwidth of the amplifier in Multiplying mode. Refer to **Section 1.0 "Electrical Characteristics"** for the Multiplying mode bandwidth for given load conditions.

#### 4.2.1.1 Programmable Gain Block

The rail-to-rail output amplifier has configurable gain, allowing optimal full-scale outputs for different voltage reference inputs. The output amplifier gain has two selections, a gain of  $1x \ (\overline{GA} > = 1)$  or a gain of  $2x \ (\overline{GA} > = 0)$ .

The default value is a gain of 2 ( $\overline{GA}$ > = 0).

### 4.2.2 VOLTAGE REFERENCE AMPLIFIERS

The input buffer amplifiers for the MCP4902/4912/4922 devices provide low offset voltage and low noise. A Configuration bit for each DAC allows the  $V_{REF}$  input to bypass the  $V_{REF}$  input buffer amplifiers, achieving a Buffered or Unbuffered mode. Buffered mode provides a very high input impedance, with only minor limitations on the input range and frequency response. Unbuffered (<BUF> = 0) is the default configuration. Unbuffered mode provides a wide input range (0V to  $V_{DD}$ ), with a typical input impedance of 165  $k\Omega$  with 7 pF.

#### 4.2.3 POWER-ON RESET CIRCUIT

The internal Power-on Reset (POR) circuit monitors the power supply voltage (V<sub>DD</sub>) during the device operation. The circuit also ensures that the DACs power-up with high output impedance ( $\overline{\text{SHDN}}$ > = 0, typically 500 k $\Omega$ ). The devices will continue to have a high-impedance output until a valid write command is performed to either of the DAC registers and the  $\overline{\text{LDAC}}$  pin meets the input low threshold.

If the power supply voltage is less than the POR threshold ( $V_{POR}$  = 2.0V, typical), the DACs will be held in their Reset state. The DACs will remain in that state until  $V_{DD} > V_{POR}$  and a subsequent write command is received.

Figure 4-3 shows a typical power supply transient pulse and the duration required to cause a reset to occur, as well as the relationship between the duration and trip voltage. A 0.1  $\mu$ F decoupling capacitor, mounted as close as possible to the V<sub>DD</sub> pin, can provide additional transient immunity.




FIGURE 4-3: Typical Transient Response.

#### 4.2.4 SHUTDOWN MODE

The user can shut down each DAC channel selectively by using a software command or shut down all channels by using the  $\overline{SHDN}$  pin. During Shutdown mode, most of the internal circuits in the channel that was shut down are turned off for power savings. The serial interface remains active, thus allowing a write command to bring the device out of the Shutdown mode. There will be no analog output at the channel that was shut down and the  $V_{OUT}$  pin is internally switched to a known resistive load (500 k $\Omega$ , typical). Figure 4-4 shows the analog output stage during the Shutdown mode.

The condition of the Power-on Reset circuit during the shutdown is as follows:

- a) Turned-off, if the shutdown occurred by the SHDN pin;
- b) On, if the shutdown occurred by the software.

The device will remain in Shutdown mode until the  $\overline{SHDN}$  pin is brought to high or a write command with  $\overline{SHDN}$  bit = 1 is latched into the device. When a DAC is changed from Shutdown to Active mode, the output settling time takes less than 10  $\mu$ s, but more than the standard active mode settling time (4.5  $\mu$ s).




FIGURE 4-4: Output Stage for Shutdown Mode.

NOTES:

#### 5.0 SERIAL INTERFACE

#### 5.1 Overview

The MCP4902/4912/4922 devices are designed to interface directly with the Serial Peripheral Interface (SPI) port, which is available on many microcontrollers and supports Mode 0,0 and Mode 1,1. Commands and data are sent to the device via the SDI pin, with data being clocked-in on the rising edge of SCK. The communications are unidirectional, thus the data cannot be read out of the MCP4902/4912/4922. The CS pin must be held low for the duration of a write command. The write command consists of 16 bits and is used to configure the DAC's control and data latches. Register 5-1 to Register 5-3 detail the input register that is used to configure and load the DAC<sub>A</sub> and DAC<sub>B</sub> registers for each device. Figure 5-1 to Figure 5-3 show the write command for each device.

Refer to Figure 1-1 and SPI Timing Specifications Table for detailed input and output timing specifications for both Mode 0,0 and Mode 1,1 operation.

#### 5.2 Write Command

The write command is initiated by driving the  $\overline{\text{CS}}$  pin low, followed by clocking the four Configuration bits and the 12 data bits into the SDI pin on the rising edge of SCK. The  $\overline{\text{CS}}$  pin is then raised, causing the data to be latched into the selected DAC's input registers. The MCP4902/4912/4922 utilizes a double-buffered latch structure to allow both DACA's and DACB's outputs to be synchronized with the  $\overline{\text{LDAC}}$  pin, if desired. Upon the  $\overline{\text{LDAC}}$  pin achieving a low state, the values held in the DAC's input registers are transferred into the DAC's output registers. The outputs will transition to the value and held in the DACX register.

All writes to the MCP4902/4912/4922 are 16-bit words. Any clocks past the 16th clock will be ignored. The Most Significant 4 bits are Configuration bits. The remaining 12 bits are data bits. No data can be transferred into the device with  $\overline{\text{CS}}$  high. This transfer will only occur if 16 clocks have been transferred into the device. If the rising edge of  $\overline{\text{CS}}$  occurs prior to that, shifting of data into the input registers will be aborted.

#### REGISTER 5-1: WRITE COMMAND REGISTER FOR MCP4922 (12-BIT DAC)

W-x	W-x	W-x	W-0	W-x	W-x										
Ā/B	BUF	GA	SHDN	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
bit 15														bit 0	

#### REGISTER 5-2: WRITE COMMAND REGISTER FOR MCP4912 (10-BIT DAC)

W-x	W-x	W-x	W-0	W-x											
Ā/B	BUF	GA	SHDN	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Х	Х
bit 15															bit 0

#### REGISTER 5-3: WRITE COMMAND REGISTER FOR MCP4902 (8-BIT DAC)

W-x	W-x	W-x	W-0	W-x											
Ā/B	BUF	GA	SHDN	D7	D6	D5	D4	D3	D2	D1	D0	Х	Х	Х	Х
bit 15															bit 0

Where:

bit 15  $\overline{A/B}$ : DAC<sub>A</sub> or DAC<sub>B</sub> Selection bit

 $1 = Write to DAC_B$   $0 = Write to DAC_A$ 

bit 14 **BUF:** V<sub>REF</sub> Input Buffer Control bit

1 = Buffered
0 = Unbuffered

bit 13 **GA**: Output Gain Selection bit

 $1 = 1x (V_{OUT} = V_{REF} * D/4096)$  $0 = 2x (V_{OUT} = 2 * V_{REF} * D/4096)$ 

bit 12 SHDN: Output Shutdown Control bit

1 = Active mode operation. Vout is available.

 $_0$  = Shutdown the selected DAC channel. Analog output is not available at the channel that was shut down. Vout pin is connected to 500 kΩ (typical).

bit 11-0 **D11:D0:** DAC Input Data bits. Bit x is ignored.

Legend

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR 1 = bit is set 0 = bit is cleared x = bit is unknown




FIGURE 5-1: Write Command for MCP4922 (12-bit DAC).




FIGURE 5-2: Write Command for MCP4912 (10-bit DAC).




FIGURE 5-3: Write Command for MCP4902 (8-bit DAC).

NOTES:

#### 6.0 TYPICAL APPLICATIONS

The MCP4902/4912/4922 family of devices are general purpose DACs intended to be used in applications where a precision with low-power and moderate bandwidth is required.

Applications generally suited for the devices are:

- · Set Point or Offset Trimming
- · Sensor Calibration
- · Digitally-Controlled Multiplier/Divider
- Portable Instrumentation (Battery Powered)
- · Motor Control Feedback Loop

#### 6.1 Digital Interface

The MCP4902/4912/4922 utilizes a 3-wire synchronous serial protocol to transfer the DAC's setup and output values from the digital source. The serial protocol can be interfaced to SPI or Microwire peripherals that is common on many microcontroller units (MCUs), including Microchip's PIC® MCUs and dsPIC® DSCs.

In addition to the three serial connections  $(\overline{CS}, SCK)$  and SDI), the  $\overline{LDAC}$  signal synchronizes the two DAC outputs. By bringing down the  $\overline{LDAC}$  pin to "low", all DAC input codes and settings in the two DAC input registers are latched into their DAC output registers at the same time. Therefore, both DAC<sub>A</sub> and DAC<sub>B</sub> outputs are updated at the same time. Figure 6-1 shows an example of the pin connections. Note that the  $\overline{LDAC}$  pin can be tied low (VSS) to reduce the required connections from 4 to 3 I/O pins. In this case, the DAC output can be immediately updated when a valid 16-clock transmission has been received and  $\overline{CS}$  pin has been raised.

#### 6.2 Power Supply Considerations

The typical application will require a bypass capacitor in order to filter high-frequency noise. The noise can be induced onto the power supply's traces from various events such as digital switching or as a result of changes on the DAC's output. The bypass capacitor helps to minimize the effect of these noise sources. Figure 6-1 illustrates an appropriate bypass strategy. In this example, two bypass capacitors are used in parallel: (a) 0.1  $\mu F$  (ceramic) and (b) 10  $\mu F$  (tantalum). These capacitors should be placed as close to the device power pin (VDD) as possible (within 4 mm).

The power source supplying these devices should be as clean as possible. If the application circuit has separate digital and analog power supplies,  $V_{DD}$  and  $V_{SS}$  should reside on the analog plane.




FIGURE 6-1: Typical Connection Diagram.

#### 6.3 Layout Considerations

Inductively-coupled AC transients and digital switching noises can degrade the input and output signal integrity, and potentially reduce the device performance. Careful board layout will minimize these effects and increase the Signal-to-Noise Ratio (SNR). Bench testing has shown that a multi-layer board utilizing a low-inductance ground plane, isolated inputs and isolated outputs with proper decoupling, is critical for the best performance. Particularly harsh environments may require shielding of critical signals.

Breadboards and wire-wrapped boards are not recommended if low noise is desired.

#### 6.4 Single-Supply Operation

The MCP4902/4912/4922 family of devices are rail-torail voltage output DAC devices designed to operate with a  $V_{DD}$  range of 2.7V to 5.5V. Its output amplifier is robust enough to drive small-signal loads directly. Therefore, it does not require any external output buffer for most applications.

#### 6.4.1 DC SET POINT OR CALIBRATION

A common application for the DAC devices is digitally-controlled set points and/or calibration of variable parameters, such as sensor offset or slope. For example, the MCP4922 provides 4096 output steps. If the external voltage reference (V<sub>REF</sub>) is 4.096V, the LSb size is 1 mV. If a smaller output step size is desired, a lower external voltage reference is needed.


#### 6.4.1.1 Decreasing Output Step Size

If the application is calibrating the bias voltage of a diode or transistor, a bias voltage range of 0.8V may be desired with about 200  $\mu$ V resolution per step. Two common methods to achieve a 0.8V range is to either reduce V<sub>REF</sub> to 0.82V or use a voltage divider on the DAC's output.

Using a  $V_{REF}$  is an option if the  $V_{REF}$  is available with the desired output voltage range. However, occasionally, when using a low-voltage  $V_{REF}$ , the noise floor causes SNR error that is intolerable. Using a voltage divider method is another option and provides some advantages when  $V_{REF}$  needs to be very low or when the desired output voltage is not available. In this case, a larger value  $V_{REF}$  is used while two resistors scale the output range down to the precise desired level.

Example 6-1 illustrates this concept. Note that the bypass capacitor on the output of the voltage divider plays a critical function in attenuating the output noise of the DAC and the induced noise from the environment.

#### **EXAMPLE 6-1: EXAMPLE CIRCUIT OF SET POINT OR THRESHOLD CALIBRATION**




#### 6.4.1.2 Building a "Window" DAC

When calibrating a set point or threshold of a sensor, typically only a small portion of the DAC output range is utilized. If the LSb size is adequate enough to meet the application's accuracy needs, the unused range is sacrificed without consequences. If greater accuracy is needed, then the output range will need to be reduced to increase the resolution around the desired threshold.

If the threshold is not near  $V_{REF}$  or  $V_{SS}$ , then creating a "window" around the threshold has several advantages. One simple method to create this "window" is to use a voltage divider network with a pull-up and pull-down resistor. Example 6-2 and Example 6-4 illustrate this concept.

#### **EXAMPLE 6-2:** SINGLE-SUPPLY "WINDOW" DAC



$$V_{OUT} = V_{REF} \cdot G \cdot \frac{D_n}{2^N}$$

G = Gain selection (1x or 2x)

 $D_n$  = Digital value of DAC (0-255) for MCP4901/MCP4902

- = Digital value of DAC (0-1023) for MCP4911/MCP4912
- = Digital value of DAC (0-4095) for MCP4921/MCP4922

N = DAC Bit Resolution

The venin Equivalent 
$$\begin{cases} R_{23} = \frac{R_2 R_3}{R_2 + R_3} & R_1 \\ V_{23} = \frac{(V_{\text{CC-}} R_2) + (V_{\text{CC-}} R_3)}{R_2 + R_3} & \\ V_{trip} = \frac{V_{OUT} R_{23} + V_{23} R_1}{R_2 + R_{23}} & \\ V_{23} = \frac{V_{23} R_1}{R_2 + R_2} & \\ V_{24} = \frac{V_{24} R_2}{R_2} & \\ V_{25} = \frac{V_{25} R_2}{R_2} & \\ V_{25}$$

#### 6.5 Bipolar Operation

Bipolar operation is achievable using the MCP4902/4912/4922 family of devices by using an external operational amplifier (op amp). This configuration is desirable due to the wide variety and availability of op amps. This allows a general purpose DAC, with its cost and availability advantages, to meet almost any desired output voltage range, power and noise performance.

Example 6-3 illustrates a simple bipolar voltage source configuration.  $R_1$  and  $R_2$  allow the gain to be selected, while  $R_3$  and  $R_4$  shift the DAC's output to a selected offset. Note that R4 can be tied to  $V_{REF}$  instead of  $V_{SS}$ , if a higher offset is desired. Also note that a pull-up to  $V_{REF}$  could be used instead of  $R_4$ , if a higher offset is desired.


#### **EXAMPLE 6-3: DIGITALLY-CONTROLLED BIPOLAR VOLTAGE SOURCE**



MCP4901 MCP4911 MCP4921

(b) Dual Output DAC:

MCP4902 MCP4912 MCP4922



$$V_{OUT} = V_{REF} \cdot G \cdot \frac{D_n}{2^N}$$

$$V_{\rm IN^+} = \frac{V_{OUT}R_4}{R_3 + R_4}$$

$$V_O = V_{\text{IN+}} \left( 1 + \frac{R_2}{R_1} \right) - V_{DD} \left( \frac{R_2}{R_1} \right)$$

G = Gain selection (1x or 2x)

 $D_n$  = Digital value of DAC (0-255) for MCP4901/MCP4902

= Digital value of DAC (0-1023) for MCP4911/MCP4912

= Digital value of DAC (0-4095) for MCP4921/MCP4922

N = DAC Bit Resolution

An output step magnitude of 1 mV with an output range of ±2.05V is desired for a particular application. The following steps show the details:

**Step 1:** Calculate the range: +2.05V - (-2.05V) = 4.1V.

Step 2: Calculate the resolution needed:

4.1V/1 mV = 4100

Since  $2^{12}$  = 4096, 12-bit resolution is desired.

Step 3:The amplifier gain  $(R_2/R_1)$ , multiplied by  $V_{REF}$ , must be equal to the desired minimum output to achieve bipolar operation. Since any gain can be realized by choosing resistor values  $(R_1+R_2)$ , the  $V_{REF}$  source needs to be determined first. If a  $V_{REF}$  of 4.1V is used, solve for the gain by setting the DAC to 0, knowing that the output needs to be -2.05V. The equation can be simplified to:

$$\frac{-R_2}{R_1} = \frac{-2.05}{V_{REF}} = \frac{-2.05}{4.1} \qquad \frac{R_2}{R_1} = \frac{1}{2}$$

If  $R_1 = 20 \text{ k}\Omega$  and  $R_2 = 10 \text{ k}\Omega$ , the gain will be 0.5.

Step 4: Next, solve for R<sub>3</sub> and R<sub>4</sub> by setting the DAC to 4096, knowing that the output needs to be +2.05V.

$$\frac{R_4}{(R_3+R_4)} = \frac{2.05\,V + 0.5\,V_{REF}}{1.5\,V_{REF}} = \frac{2}{3}$$

If  $R_4 = 20 \text{ k}\Omega$ , then  $R_3 = 10 \text{ k}\Omega$ .


### 6.6 Selectable Gain and Offset Bipolar Voltage Output Using a Dual DAC

In some applications, precision digital control of the output range is desirable. Example 6-4 illustrates how to use the MCP4902/4912/4922 to achieve this in a bipolar or single-supply application.

This circuit is typically used in Multiplier mode and is ideal for linearizing a sensor whose slope and offset varies. Refer to **Section 6.9 "Using Multiplier Mode"** for more information on Multiplier mode.

The equation to design a bipolar "window" DAC would be utilized if  $R_3$ ,  $R_4$  and  $R_5$  are populated.

#### **EXAMPLE 6-4:** BIPOLAR VOLTAGE SOURCE WITH SELECTABLE GAIN AND OFFSET



$$V_{OUTA} = (V_{REFA}G_A)\frac{D_A}{2^N}$$
 
$$V_{OUTB} = (V_{REFB}G_B)\frac{D_B}{2^N}$$
 
$$V_{IN+} = \frac{V_{OUTB}R_4 + V_{CC-}R_3}{R_3 + R_4}$$

$$R_3 + R_4$$

$$V_O = V_{\text{IN+}} \left( 1 + \frac{R_2}{R_1} \right) - V_{OUTA} \left( \frac{R_2}{R_1} \right)$$

Offset Adjust Gain Adjust

Gx = Gain selection (1x or 2x)

N = DAC Bit Resolution

 $D_A$ ,  $D_B$  = Digital value of DAC (0-255) for MCP4902

= Digital value of DAC (0-1023) for MCP4912

= Digital value of DAC (0-4095) for MCP4922

The venin Equivalent 
$$\begin{cases} V_{45} = \frac{V_{\text{CC+}}R_4 + V_{\text{CC-}}R_5}{R_4 + R_5} & R_{45} = \frac{R_4R_5}{R_4 + R_5} \\ V_{\text{IN+}} = \frac{V_{OUTB}R_{45} + V_{45}R_3}{R_3 + R_{45}} & V_O = V_{\text{IN+}} \left(1 + \frac{R_2}{R_1}\right) - V_{OUTA} \left(\frac{R_2}{R_1}\right) \\ & & \text{Offset Adjust Gain Adjust} \end{cases}$$

### 6.7 Designing a Double-Precision DAC Using a Dual DAC

Example 6-5 illustrates how to design a single-supply voltage output capable of up to 24-bit resolution from a dual 12-bit DAC. This design is simply a voltage divider with a buffered output.

As an example, if a application similar to the one developed in Section 6.5.1 "Design Example: Design a Bipolar DAC Using Example 6-3 with 12-bit MCP4922 or MCP4921" required a resolution of 1  $\mu$ V instead of 1 mV and a range of 0V to 4.1V, then 12-bit resolution would not be adequate.


Step 1: Calculate the resolution needed:  $4.1\text{V}/1~\mu\text{V} = 4.1\text{x}10^6$ . Since  $2^{22} = 4.2\text{x}10^6$ , 22-bit resolution is desired. Since DNL =  $\pm 0.75$  LSb, this design can be attempted with the MCP4922.

Step 2: Since DAC<sub>B</sub>'s  $V_{OUTB}$  has a resolution of 1 mV, its output only needs to be "pulled" 1/1000 to meet the 1  $\mu$ V target. Dividing  $V_{OUTA}$  by 1000 would allow the application to compensate for DAC<sub>B</sub>'s DNL error.

**Step 3:** If  $R_2$  is  $100\Omega$ , then  $R_1$  needs to be  $100 \text{ k}\Omega$ .

**Step 4:**The resulting transfer function is not perfectly linear, as shown in the equation of Example 6-5.

**EXAMPLE 6-5:** SIMPLE, DOUBLE-PRECISION DAC WITH MCP4922



### 6.8 Building Programmable Current Source

Example 6-6 shows an example for building a programmable current source using a voltage follower. The current sensor (sensor resistor) is used to convert the DAC voltage output into a digitally-selectable current source.

Adding the resistor network from Example 6-2 would be advantageous in this application. The smaller  $R_{sense}$  is, the less power dissipated across it. However, this also reduces the resolution that the current can be controlled with. The voltage divider, or "window", DAC configuration would allow the range to be reduced, thus increasing resolution around the range of interest.

When working with very small sensor voltages, plan on eliminating the amplifier's offset error by storing the DAC's setting under known sensor conditions.

#### **EXAMPLE 6-6: DIGITALLY-CONTROLLED CURRENT SOURCE**


(a) Single Output DAC:

MCP4901 MCP4911

MCP4921

(b) Dual Output DAC:

MCP4902 MCP4912 MCP4922



$$I_b = \frac{I_L}{\beta}$$

$$I_L = \frac{V_{OUT}}{R_{sense}} \times \frac{\beta}{\beta + 1}$$

where  $\beta = \text{Common-Emitter Current Gain}$ .

$$V_{OUT} = V_{REF} \cdot G \cdot \frac{D_n}{2^N}$$

G = Gain select (1x or 2x)

 $D_n$  = Digital value of DAC (0-255) for MCP4901/MCP4902

= Digital value of DAC (0-1023) for MCP4911/MCP4912

= Digital value of DAC (0-4095) for MCP4921/MCP4922

N = DAC Bit Resolution

#### 6.9 Using Multiplier Mode


The MCP4902/4912/4922 family of devices use external reference, and these devices are ideally suited for use as a multiplier/divider in a signal chain. The common applications are: (a) Precision programmable gain/attenuator amplifiers and (b) Motor control feedback loop. The wide input range (0V –  $V_{\rm DD}$ ) is in Unbuffered mode and near rail-to-rail range in Buffered mode: its bandwidth (> 400 kHz), selectable 1 x/2 x gain and low power consumption give maximum flexibility to meet the application's needs.

To configure the MCP4902/4912/4922 family of devices for multiple applications, connect the input signal to  $V_{REF}$  and serially configure the DAC's input buffer, gain and output value. The DAC's output can utilize any of Examples 6-1 to 6-6, depending on the application requirements. Example 6-7 is an illustration of how the DAC can operate in a motor control feedback loop.

If the gain selection bit is configured for 1x mode  $(\overline{GA} > = 1)$ , the resulting input signal will be attenuated by D/2<sup>n</sup>. With the 12-bit DAC (MCP4921 or MCP4922), if the gain is configured for 2x mode  $(\overline{GA} > = 0)$ , the codes less than 2048 attenuate the signal, while the codes greater than 2048 gain the signal.

A DAC provides significantly more gain/attenuation resolution when compared to typical Programmable Gain Amplifiers. Adding an op amp to buffer the output, as illustrated in Examples 6-2 to 6-6, extends the output range and power to meet the precise needs of the application.

EXAMPLE 6-7: MULTIPLIER MODE USING VREF INPUT



#### 7.0 DEVELOPMENT SUPPORT


## 7.1 Evaluation and Demonstration Boards


The Mixed Signal PICtail<sup>TM</sup> Demo Board supports the MCP4902/4912/4922 family of devices. Please refer to www.microchip.com for further information on this products capabilities and availability.


NOTES:


## 8.0 PACKAGING INFORMATION


## 8.1 Package Marking Information















Legend: XX...X Customer-specific information
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code

Begin Pb-free JEDEC designator for Matte Tin (Sn)
This package is Pb-free. The Pb-free JEDEC designator (e3)
can be found on the outer packaging for this package.

**Note**: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

## 14-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES		
Dimension	n Limits	MIN	NOM	MAX	
Number of Pins	N	14			
Pitch	е	.100 BSC			
Top to Seating Plane	Α	_	_	.210	
Molded Package Thickness	A2	.115	.130	.195	
Base to Seating Plane	A1	.015	_	_	
Shoulder to Shoulder Width	Е	.290	.310	.325	
Molded Package Width	E1	.240	.250	.280	
Overall Length	D	.735	.750	.775	
Tip to Seating Plane	L	.115	.130	.150	
Lead Thickness	С	.008	.010	.015	
Upper Lead Width	b1	.045	.060	.070	
Lower Lead Width	b	.014	.018	.022	
Overall Row Spacing §	eВ	-	_	.430	

#### Notes:


- 1. Pin 1 visual index feature may vary, but must be located with the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-005B

## 14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
D	imension Limits	MIN	NOM	MAX
Number of Pins	N	14		
Pitch	е	1.27 BSC		
Overall Height	А	-	_	1.75
Molded Package Thickness	A2	1.25	_	_
Standoff §	A1	0.10	_	0.25
Overall Width	E	6.00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D	8.65 BSC		
Chamfer (optional)	h	0.25 – 0.50		
Foot Length	L	0.40	_	1.27
Footprint	L1	1.04 REF		
Foot Angle	ф	0°	_	8°
Lead Thickness	С	0.17	_	0.25
Lead Width	b	0.31	_	0.51
Mold Draft Angle Top	α	5°	_	15°
Mold Draft Angle Bottom	β	5°	_	15°

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-065B

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



**RECOMMENDED LAND PATTERN** 

	Units	Jnits MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	С		5.40	
Contact Pad Width	Х			0.60
Contact Pad Length	Υ			1.50
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	3.90		

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2065A

## 14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimen	Dimension Limits		NOM	MAX
Number of Pins	N	14		
Pitch	е	0.65 BSC		
Overall Height	Α	1.20		
Molded Package Thickness	A2	0.80	1.00	1.05
Standoff	A1	0.05	_	0.15
Overall Width	Е	6.40 BSC		
Molded Package Width	E1	4.30	4.40	4.50
Molded Package Length	D	4.90	5.00	5.10
Foot Length	L	0.45	0.60	0.75
Footprint	L1	1.00 REF		
Foot Angle	ф	0°	_	8°
Lead Thickness	С	0.09	_	0.20
Lead Width	b	0.19	_	0.30

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-087B

# 14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## RECOMMENDED LAND PATTERN

	Units	MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е	0.65 BSC		
Contact Pad Spacing	C1		5.90	
Contact Pad Width (X14)	X1			0.45
Contact Pad Length (X14)	Y1			1.45
Distance Between Pads	G	0.20		

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2087A

# **APPENDIX A: REVISION HISTORY**

# Revision A (April 2010)

• Original Release of this Document.

# MCP4902/4912/4922

NOTES:

# PRODUCT IDENTIFICATION SYSTEM

 $\underline{\text{To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.}\\$ 

PART NO.	<u>x</u> / <u>xx</u>	Examples:		
Device	Temperature Package Range	a)	MCP4902-E/P:	Extended temperature, PDIP package.
Device:	MCP4902: Dual 8-Bit Voltage Output DAC	b)	MCP4902-E/SL:	Extended temperature, SOIC package.
Device.	MCP4902T: Dual 8-Bit Voltage Output DAC (Tape and Reel) MCP4912: Dual 10-Bit Voltage Output DAC	c)	MCP4902T-E/SL:	Extended temperature, SOIC package, Tape and Reel
	MCP4912T: Dual 10-Bit Voltage Output DAC  (Tape and Reel)	d)	MCP4902-E/ST:	Extended temperature, TSSOP package.
	MCP4922: Dual 12-Bit Voltage Output DAC MCP4922T: Dual 12-Bit Voltage Output DAC (Tape and Reel)	e)	MCP4902T-E/ST:	Extended temperature, TSSOP package, Tape and Reel
Temperature	E = -40°C to +125°C (Extended)	f)	MCP4912-E/P:	Extended temperature, PDIP package.
Range:	L = -40 C to +125 C (Extended)	g)	MCP4912-E/SL:	Extended temperature, SOIC package.
Package:	P = 14-Lead Plastic Dual In-Line (PDIP) SL = 14-Lead Plastic Small Outline - Narrow (SOIC) ST = 14-Lead Plastic Think Shrink Small Outline	h)	MCP4912T-E/SL:	Extended temperature, SOIC package, Tape and Reel
	(TSSOP)	i)	MCP4912-E/ST:	Extended temperature, TSSOP package.
		j)	MCP4912T-E/ST:	Extended temperature, TSSOP package, Tape and Reel
		k)	MCP4922-E/P:	Extended temperature, PDIP package.
		l)	MCP4922-E/SL:	Extended temperature, SOIC package.
		m)	MCP4922T-E/SL:	Extended temperature, SOIC package, Tape and Reel
		n)	MCP4922-E/ST:	Extended temperature, TSSOP package.
		0)	MCP4922T-E/ST:	Extended temperature, TSSOP package, Tape and Reel

# MCP4902/4912/4922

NOTES:

### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
  knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
  Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- · Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, dsPIC, Keeloq, Keeloq logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-60932-129-1

QUALITY MANAGEMENT SYSTEM

CERTIFIED BY DNV

ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



# WORLDWIDE SALES AND SERVICE

#### **AMERICAS**

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277

Technical Support: http://support.microchip.com

Web Address: www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca. IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto

Mississauga, Ontario, Canada

Callaua

Tel: 905-673-0699 Fax: 905-673-6509

### ASIA/PACIFIC

**Asia Pacific Office** 

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon

Hong Kong Tel: 852-2401-1200

Fax: 852-2401-3431

**Australia - Sydney** Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing

Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian

Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai

Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama

Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu

Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang

Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila

Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu

Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung

Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei

Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok

Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820

01/05/10