

PIC18F2682/2685/4682/4685 Data Sheet

28/40/44-Pin Enhanced Flash Microcontrollers with ECAN[™] Technology, 10-Bit A/D and nanoWatt Technology

© 2009 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
 mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, PIC³² logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



28/40/44-Pin Enhanced Flash Microcontrollers with ECAN[™] Technology, 10-Bit A/D and nanoWatt Technology

Power-Managed Modes:

- · Run: CPU on, peripherals on
- Idle: CPU off, peripherals on
- Sleep: CPU off, peripherals off
- Idle mode currents down to 5.8 μA typical
- Sleep mode currents down to 0.1 μA typical
- Timer1 Oscillator: 1.1 μA, 32 kHz, 2V
- Watchdog Timer: 2.1 μA
- Two-Speed Oscillator Start-up

Flexible Oscillator Structure:

- Four Crystal modes, up to 40 MHz
- 4x Phase Lock Loop (PLL) available for crystal and internal oscillators
- · Two External RC modes, up to 4 MHz
- Two External Clock modes, up to 40 MHz
- Internal Oscillator Block:
 - 8 user-selectable frequencies, from 31 kHz to 8 MHz
 - Provides a complete range of clock speeds,
 - from 31 kHz to 32 MHz when used with PLL User-tunable to compensate for frequency drift
- Secondary Oscillator using Timer1 @ 32 kHz
- Fail-Safe Clock Monitor
 - Allows for safe shutdown if peripheral clock stops

Special Microcontroller Features:

- C compiler Optimized Architecture with optional Extended Instruction Set
- 100,000 Erase/Write Cycle Enhanced Flash Program Memory typical
- 1,000,000 Erase/Write Cycle Data EEPROM Memory typical
- Flash/Data EEPROM Retention: > 40 years
- Self-Programmable under Software Control
- Priority Levels for Interrupts
- 8 x 8 Single-Cycle Hardware Multiplier
- Extended Watchdog Timer (WDT):
- Programmable period from 41 ms to 131s
- Single-Supply 5V In-Circuit Serial Programming[™] (ICSP[™]) via two pins
- In-Circuit Debug (ICD) via two pins
- Wide operating voltage range: 2.0V to 5.5V

Peripheral Highlights:


- High-Current Sink/source 25 mA/25 mA
- Three External Interrupts
- One Capture/Compare/PWM (CCP1) module
- Enhanced Capture/Compare/PWM (ECCP1) module (40/44-pin devices only):
 - One, two or four PWM outputs
 - Selectable polarity
 - Programmable dead time
 - Auto-shutdown and auto-restart
- Master Synchronous Serial Port (MSSP) module supporting 3-Wire SPI (all 4 modes) and I²C[™] Master and Slave modes
- Enhanced Addressable USART module:
 - Supports RS-485, RS-232 and LIN 1.3
 - RS-232 operation using internal oscillator block (no external crystal required)
 - Auto-wake-up on Start bit
 - Auto-Baud Detect
- 10-Bit, up to 11-Channel Analog-to-Digital Converter module (A/D), up to 100 ksps:
 - Auto-acquisition capability
 - Conversion available during Sleep
- · Dual Analog Comparators with Input Multiplexing


ECAN Module Features:

- Message bit rates up to 1 Mbps
- · Conforms to CAN 2.0B ACTIVE Specification
- Fully Backward Compatible with PIC18XXX8 CAN modules
- Three Modes of Operation:
 - Legacy, Enhanced Legacy, FIFO
- · Three Dedicated Transmit Buffers with Prioritization
- Two Dedicated Receive Buffers
- Six Programmable Receive/Transmit Buffers
- Three Full, 29-Bit Acceptance Masks
- 16 Full, 29-Bit Acceptance Filters w/Dynamic Association
- DeviceNet™ Data Byte Filter Support
- Automatic Remote Frame Handling
- Advanced Error Management Features

	Prog	ram Memory	Data	Data Memory		40 84	CCP1/		MSSP			Timoro
Device	Flash (bytes)	# Single-Word Instructions	SRAM (bytes)	EEPROM (bytes)	I/O	10-Bit A/D (ch)	ECCP1 (PWM)	SPI	Master I ² C™	EUSA	Comp.	Timers 8/16-bit
PIC18F2682	80K	40960	3328	1024	28	8	1/0	Y	Y	1	0	1/3
PIC18F2685	96K	49152	3328	1024	28	8	1/0	Y	Y	1	0	1/3
PIC18F4682	80K	40960	3328	1024	40/44	11	1/1	Y	Y	1	2	1/3
PIC18F4685	96K	49152	3328	1024	40/44	11	1/1	Y	Y	1	2	1/3

Pin Diagrams





Note: Pinouts are subject to change.

Pin Diagrams (Continued)




Table of Contents

1.0	Device Overview	9
2.0	Oscillator Configurations	25
3.0	Power-Managed Modes	35
4.0	Reset	43
5.0	Memory Organization	63
6.0	Flash Program Memory	97
7.0	Data EEPROM Memory	107
8.0	8 x 8 Hardware Multiplier	113
9.0	Interrupts	115
10.0	I/O Ports	131
11.0	Timer0 Module	149
12.0	Timer1 Module	153
13.0	Timer2 Module	159
14.0	Timer3 Module	161
	Capture/Compare/PWM (CCP1) Modules	
	Enhanced Capture/Compare/PWM (ECCP1) Module	
17.0	Master Synchronous Serial Port (MSSP) Module	
18.0		
	10-Bit Analog-to-Digital Converter (A/D) Module	
20.0	Comparator Module	
21.0		
22.0	High/Low-Voltage Detect (HLVD)	
	ECAN™ Technology	
	Special Features of the CPU	
	Instruction Set Summary	
26.0	· · · · · · · · · · · · · · · · · ·	
	Electrical Characteristics	
	DC and AC Characteristics Graphs and Tables	
	Packaging Information	
	endix A: Revision History	
	endix B: Device Differences	
	endix C: Conversion Considerations	
	endix D: Migration From Baseline to Enhanced Devices	
	endix E: Migration from Mid-Range to Enhanced Devices	
	endix F: Migration from High-End to Enhanced Devices	
	Microchip Web Site	
	omer Change Notification Service	
	omer Support	
	ler Response	
PIC1	8F2682/2685/4682/4685 Product Identification System	483

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

PIC18F2682/2685/4682/4685

NOTES:

1.0 DEVICE OVERVIEW

This document contains device-specific information for the following devices:

- PIC18F2682
- PIC18F2685
- PIC18F4682
- PIC18F4685

This family of devices offers the advantages of all PIC18 microcontrollers – namely, high computational performance at an economical price – with the addition of high-endurance, Enhanced Flash program memory. In addition to these features, the PIC18F2682/2685/4682/4685 family introduces design enhancements that make these microcontrollers a logical choice for many high-performance, power sensitive applications.

1.1 New Core Features

1.1.1 nanoWatt TECHNOLOGY

All of the devices in the PIC18F2682/2685/4682/4685 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- Alternate Run Modes: By clocking the controller from the Timer1 source or the internal oscillator block, power consumption during code execution can be reduced by as much as 90%.
- Multiple Idle Modes: The controller can also run with its CPU core disabled but the peripherals still active. In these states, power consumption can be reduced even further, to as little as 4% of normal operation requirements.
- **On-the-Fly Mode Switching:** The powermanaged modes are invoked by user code during operation, allowing the user to incorporate power-saving ideas into their application's software design.
- Lower Consumption in Key Modules: The power requirements for both Timer1 and the Watchdog Timer have been reduced by up to 80%, with typical values of 1.1 and 2.1 μA, respectively.
- Extended Instruction Set: In addition to the standard 75 instructions of the PIC18 instruction set, PIC18F2682/2685/4682/4685 devices also provide an optional extension to the core CPU functionality. The added features include eight additional instructions that augment indirect and indexed addressing operations and the implementation of Indexed Literal Offset Addressing mode for many of the standard PIC18 instructions.

1.1.2 MULTIPLE OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC18F2682/2685/4682/4685 family offer ten different oscillator options, allowing users a wide range of choices in developing application hardware. These options include:

- Four Crystal modes, using crystals or ceramic resonators
- Two External Clock modes, offering the option of using two pins (oscillator input and a divide-by-4 clock output) or one pin (oscillator input, with the second pin reassigned as general I/O)
- Two External RC Oscillator modes with the same pin options as the External Clock modes
- An internal oscillator block which provides an 8 MHz clock (±2% accuracy) and an INTRC source (approximately 31 kHz, stable over temperature and VDD), as well as a range of 6 user selectable clock frequencies, between 125 kHz to 4 MHz, for a total of 8 clock frequencies. This option frees the two oscillator pins for use as additional general purpose I/O.
- A Phase Lock Loop (PLL) frequency multiplier, available to both the High-Speed Crystal and Internal Oscillator modes, which allows clock speeds of up to 40 MHz. Used with the internal oscillator, the PLL gives users a complete selection of clock speeds, from 31 kHz to 32 MHz – all without using an external crystal or clock circuit.

Besides its availability as a clock source, the internal oscillator block provides a stable reference source that gives the family additional features for robust operation:

- Fail-Safe Clock Monitor: This option constantly monitors the main clock source against a reference signal provided by the internal oscillator. If a clock failure occurs, the controller is switched to the internal oscillator block, allowing for continued low-speed operation or a safe application shutdown.
- Two-Speed Start-up: This option allows the internal oscillator to serve as the clock source from Power-on Reset, or wake-up from Sleep mode, until the primary clock source is available.

1.2 Other Special Features

- **Memory Endurance:** The Enhanced Flash cells for both program memory and data EEPROM are rated to last for many thousands of erase/write cycles – up to 100,000 for program memory and 1,000,000 for EEPROM. Data retention without refresh is conservatively estimated to be greater than 40 years.
- Self-Programmability: These devices can write to their own program memory spaces under internal software control. By using a bootloader routine located in the protected Boot Block at the top of program memory, it becomes possible to create an application that can update itself in the field.
- Extended Instruction Set: The PIC18F2682/ 2685/4682/4685 family introduces an optional extension to the PIC18 instruction set, which adds 8 new instructions and an Indexed Addressing mode. This extension, enabled as a device configuration option, has been specifically designed to optimize re-entrant application code originally developed in high-level languages, such as C.
- Enhanced CCP1 Module: In PWM mode, this module provides 1, 2 or 4 modulated outputs for controlling half-bridge and full-bridge drivers. Other features include auto-shutdown, for disabling PWM outputs on interrupt or other select conditions, and auto-restart to reactivate outputs once the condition has cleared.
- Enhanced Addressable USART: This serial communication module is capable of standard RS-232 operation and provides support for the LIN bus protocol. Other enhancements include Auto-Baud Rate Detection and a 16-bit Baud Rate Generator for improved resolution. When the microcontroller is using the internal oscillator block, the EUSART provides stable operation for applications that talk to the outside world without using an external crystal (or its accompanying power requirement).
- **10-Bit A/D Converter:** This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period and thus, reduce code overhead.
- Extended Watchdog Timer (WDT): This enhanced version incorporates a 16-bit prescaler, allowing a time-out range from 4 ms to over 131 seconds, that is stable across operating voltage and temperature.

1.3 Details on Individual Family Members

Devices in the PIC18F2682/2685/4682/4685 family are available in 28-pin (PIC18F2682/2685) and 40/44-pin (PIC18F4682/4685) packages. Block diagrams for the two groups are shown in Figure 1-1 and Figure 1-2.

The devices are differentiated from each other in six ways:

- 1. Flash program memory (80 Kbytes for PIC18F2682/4682 devices, 96 Kbytes for PIC18F2685/4685 devices).
- 2. A/D channels (8 for PIC18F2682/2685 devices, 11 for PIC18F4682/4685 devices).
- 3. I/O ports (3 bidirectional ports and 1 input only port on PIC18F2682/2685 devices, 5 bidirectional ports on PIC18F4682/4685 devices).
- CCP1 and Enhanced CCP1 implementation (PIC18F2682/2685 devices have 1 standard CCP1 module, PIC18F4682/4685 devices have one standard CCP1 module and one ECCP1 module).
- 5. Parallel Slave Port (present only on PIC18F4682/4685 devices).
- 6. PIC18F4682/4685 devices provide two comparators.


All other features for devices in this family are identical. These are summarized in Table 1-1.

The pinouts for all devices are listed in Table 1-2 and Table 1-3.

Like all Microchip PIC18 devices, members of the PIC18F2682/2685/4682/4685 family are available as both standard and low-voltage devices. Standard devices with Enhanced Flash memory, designated with an "F" in the part number (such as PIC18F2685), accommodate an operating VDD range of 4.2V to 5.5V. Low-voltage parts, designated by "LF" (such as PIC18LF2685), function over an extended VDD range of 2.0V to 5.5V.

Features	PIC18F2682	PIC18F2685	PIC18F4682	PIC18F4685	
Operating Frequency	DC – 40 MHz				
Program Memory (Bytes)	80K	96K	80K	96K	
Program Memory (Instructions)	40960	49152	40960	49152	
Data Memory (Bytes)	3328	3328	3328	3328	
Data EEPROM Memory (Bytes)	1024	1024	1024	1024	
Interrupt Sources	19	19	20	20	
I/O Ports	Ports A, B, C, (E)	Ports A, B, C, (E)	Ports A, B, C, D, E	Ports A, B, C, D, E	
Timers	4	4	4	4	
Capture/Compare/PWM Modules	1	1	1	1	
Enhanced Capture/ Compare/PWM Modules	0	0	1	1	
ECAN Module	1	1	1	1	
Serial Communications	MSSP, Enhanced USART	MSSP, Enhanced USART	MSSP, Enhanced USART	MSSP, Enhanced USART	
Parallel Slave Port Communications (PSP)	No	No	Yes	Yes	
10-bit Analog-to-Digital Module	8 Input Channels	8 Input Channels	11 Input Channels	11 Input Channels	
Comparators	0	0	2	2	
Resets (and Delays)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT				
Programmable High/Low-Voltage Detect	Yes	Yes	Yes	Yes	
Programmable Brown-out Reset	Yes	Yes	Yes	Yes	
Instruction Set	75 Instructions; 83 with Extended Instruction Set Enabled				
Packages	28-pin PDIP 28-pin SOIC	28-pin PDIP 28-pin SOIC	40-pin PDIP 44-pin QFN 44-pin TQFP	40-pin PDIP 44-pin QFN 44-pin TQFP	

TABLE 1-1: DEVICE FEATURES



PIC18F2682/2685 (28-PIN) BLOCK DIAGRAM FIGURE 1-1:

2: OSC1/CLKI and OSC2/CLKO are only available in select oscillator modes and when these pins are not being used as digital I/O. Refer to Section 2.0 "Oscillator Configurations" for additional information.




FIGURE 1-2: PIC18F4682/4685 (40/44-PIN) BLOCK DIAGRAM

Note 1: RE3 is multiplexed with $\overline{\text{MCLR}}$ and is only available when the $\overline{\text{MCLR}}$ Resets are disabled.

2: OSC1/CLKI and OSC2/CLKO are only available in select oscillator modes and when these pins are not being used as digital I/O. Refer to Section 2.0 "Oscillator Configurations" for additional information.

TABLE 1-2: PIC18F2682/2685 PINOUT I/O DESCRIPTIONS

Pin Name	Pin Number PDIP, SOIC	Pin Type	Buffer Type	Description			
MCLR/VPP/RE3	1		от	Master Clear (input) or programming voltage (input).			
MCLR		I	ST	Master Clear (Reset) input. This pin is an active-low			
Vpp		Р		Reset to the device.			
RE3			ST	Programming voltage input. Digital input.			
-		1	51				
OSC1/CLKI/RA7	9		от	Oscillator crystal or external clock input.			
OSC1		I	ST	Oscillator crystal input or external clock source input. ST buffer when configured in RC mode; CMOS otherwise.			
CLKI		I	CMOS	External clock source input. Always associated with pin			
			0	function OSC1. (See related OSC2/CLKO pin.)			
RA7		I/O	TTL	General purpose I/O pin.			
OSC2/CLKO/RA6	10			Oscillator crystal or clock output.			
OSC2		0	_	Oscillator crystal output. Connects to crystal or resonator in			
				Crystal Oscillator mode.			
CLKO		0	—	In RC mode, OSC2 pin outputs CLKO which has 1/4 the			
				frequency of OSC1 and denotes the instruction cycle rate.			
RA6		I/O	TTL	General purpose I/O pin.			
Legend: TTL = TTL con	npatible in	out		CMOS = CMOS compatible input or output			

ST = Schmitt Trigger input with CMOS levels

O = Output

ı. 1. . . 4

Ρ = Power

Pin Name	Pin Number PDIP, SOIC	Pin Type	Buffer Type	Description			
				PORTA is a bidirectional I/O port.			
RA0/AN0	2						
RA0		I/O	TTL	Digital I/O.			
AN0		I	Analog	Analog input 0.			
RA1/AN1	3						
RA1		I/O	TTL	Digital I/O.			
AN1		I	Analog	Analog input 1.			
RA2/AN2/VREF-	4						
RA2		I/O	TTL	Digital I/O.			
AN2		I	Analog	Analog input 2.			
VREF-		I	Analog	A/D reference voltage (low) input.			
RA3/AN3/VREF+	5						
RA3		I/O	TTL	Digital I/O.			
AN3		I	Analog	Analog input 3.			
VREF+		I	Analog	A/D reference voltage (high) input.			
RA4/T0CKI	6						
RA4		I/O	TTL	Digital I/O.			
TOCKI		I	ST	Timer0 external clock input.			
RA5/AN4/SS/HLVDIN	7						
RA5		I/O	TTL	Digital I/O.			
AN4		I	Analog	Analog input 4.			
SS		I	TTL	SPI slave select input.			
HLVDIN		I	Analog	High/Low-Voltage Detect input.			
RA6				See the OSC2/CLKO/RA6 pin.			
RA7				See the OSC1/CLKI/RA7 pin.			
Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels I = Input O = Output P = Power							

TABLE 1-2:	PIC18F2682/2685 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number PDIP, SOIC	Pin Type	Buffer Type	Description
				PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.
RB0/INT0/AN10 RB0 INT0 AN10	21	I/O I I	TTL ST Analog	Digital I/O. External interrupt 0. Analog input 10.
RB1/INT1/AN8 RB1 INT1 AN8	22	I/O I I	TTL ST Analog	Digital I/O. External interrupt 1. Analog input 8.
RB2/INT2/CANTX RB2 INT2 CANTX	23	I/O I O	TTL ST TTL	Digital I/O. External interrupt 2. CAN bus TX.
RB3/CANRX RB3 CANRX	24	I/O I	TTL TTL	Digital I/O. CAN bus RX.
RB4/KBI0/AN9 RB4 KBI0 AN9	25	I/O I I	TTL TTL Analog	Digital I/O. Interrupt-on-change pin. Analog input 9.
RB5/KBI1/PGM RB5 KBI1 PGM	26	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. Low-Voltage ICSP™ Programming enable pin.
RB6/KBI2/PGC RB6 KBI2 PGC	27	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming clock pin.
RB7/KBI3/PGD RB7 KBI3 PGD	28	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.
Legend: TTL = TTL co ST = Schmiti O = Output	t Trigger in		n CMOS le	CMOS = CMOS compatible input or output evels I = Input P = Power

TABLE 1-2: PIC18F2682/2685 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number PDIP, SOIC	Pin Type	Buffer Type	Description
				PORTC is a bidirectional I/O port.
RC0/T1OSO/T13CKI RC0 T1OSO T13CKI	11	I/O O	ST — ST	Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input.
RC1/T1OSI	12	1	51	Timer in Timers external clock input.
RC1 T1OSI	12	I/O I	ST CMOS	Digital I/O. Timer1 oscillator input.
RC2/CCP1 RC2 CCP1	13	I/O I/O	ST ST	Digital I/O. Capture1 input/Compare1 output/PWM1 output.
RC3/SCK/SCL RC3 SCK SCL	14	I/O I/O I/O	ST ST ST	Digital I/O. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C™ mode.
RC4/SDI/SDA RC4 SDI SDA	15	I/O I I/O	ST ST ST	Digital I/O. SPI data in. I ² C data I/O.
RC5/SDO RC5 SDO	16	I/O O	ST —	Digital I/O. SPI data out.
RC6/TX/CK RC6 TX CK	17	I/O O I/O	ST — ST	Digital I/O. EUSART asynchronous transmit. EUSART synchronous clock (see related RX/DT).
RC7/RX/DT RC7 RX	18	I/O I	ST ST	Digital I/O. EUSART asynchronous receive.
DT		I/O	ST	EUSART synchronous data (see related TX/CK).
RE3			—	See MCLR/VPP/RE3 pin.
Vss	8, 19	Р		Ground reference for logic and I/O pins.
Vdd	20	Р		Positive supply for logic and I/O pins.

TABLE 1-2:	PIC18F2682/2685 PINOUT I/O DESCRIPTIONS (CONTINUED)	

ST = Schmitt Trigger input with CMOS levels

O = Output

= Input Ρ = Power

T

Pin Name	Pi	Pin Number			Pin Buffer	Description
Fill Name	PDIP	QFN	TQFP	Туре	Туре	Description
MCLR/Vpp/RE3 MCLR	1	18	18	I	ST	Master Clear (input) or programming voltage (input). Master Clear (Reset) input. This pin is an active-low Reset to the device.
VPP				Р		Programming voltage input.
RE3				I.	ST	Digital input.
OSC1/CLKI/RA7 OSC1	13	32	30	I	ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode;
CLKI				۱ ۱	CMOS	CMOS otherwise. External clock source input. Always associated with pin function OSC1. (See related OSC2/CLKO pin.)
RA7				I/O	TTL	General purpose I/O pin.
OSC2/CLKO/RA6 OSC2	14	33	31	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
CLKO				0	_	In RC mode, OSC2 pin outputs CLKO which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
RA6				I/O	TTL	General purpose I/O pin.
Legend: TTL = TTL ST = Sch O = Out	mitt Trig			CMOS = CMOS compatible input or output I = Input P = Power		

TABLE 1-3: PIC18F4682/4685 PINOUT I/O DESCRIPTIONS

Pin Name	Pin Number			Pin	Buffer	Description
Pili Naille	PDIP	QFN	TQFP	Туре	Туре	Description
RA0/AN0/CVREF	2	19	19			PORTA is a bidirectional I/O port.
RA0/ANO/CVREF	2	19	19	I/O	TTL	Digital I/O.
ANO				1	Analog	Analog input 0.
CVREF				0	Analog	Analog comparator reference output.
RA1/AN1	3	20	20			
RA1				I/O	TTL	Digital I/O.
AN1				Ι	Analog	Analog input 1.
RA2/AN2/VREF-	4	21	21			
RA2				I/O	TTL	Digital I/O.
AN2					Analog	Analog input 2.
VREF-	_			I	Analog	A/D reference voltage (low) input.
RA3/AN3/VREF+ RA3	5	22	22	I/O	TTL	Digital I/O.
AN3				1/0	Analog	Analog input 3.
VREF+					Analog	A/D reference voltage (high) input.
RA4/T0CKI	6	23	23			
RA4	_	_	_	I/O	TTL	Digital I/O.
T0CKI				Ι	ST	Timer0 external clock input.
RA5/AN4/SS/HLVDIN	7	24	24			
RA5				I/O	TTL	Digital I/O.
AN4				1	Analog	Analog input 4.
SS					TTL	SPI slave select input.
HLVDIN				I	Analog	High/Low-Voltage Detect input.
RA6						See the OSC2/CLKO/RA6 pin.
RA7						See the OSC1/CLKI/RA7 pin.
Legend: TTL = TTL						CMOS = CMOS compatible input or output
	•	ger inpu	it with Cl	MOS le	vels	I = Input
O = Outp	out				P = Power	

PIC18F2682/2685/4682/4685

Pin Name	Pin Number			Pin Buffer		Description		
rin name	PDIP	QFN	TQFP	Туре	Туре	Description		
						PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on a inputs.		
RB0/INT0/FLT0/AN10 RB0 INT0 FLT0 AN10	33	9	8	I/O I I	TTL ST ST Analog	Digital I/O. External interrupt 0. Enhanced PWM Fault input (ECCP1 module). Analog input 10.		
RB1/INT1/AN8 RB1 INT1 AN8	34	10	9	I/O I I	TTL ST Analog	Digital I/O. External interrupt 1. Analog input 8.		
RB2/INT2/CANTX RB2 INT2 CANTX	35	11	10	I/O I O	TTL ST TTL	Digital I/O. External interrupt 2. CAN bus TX.		
RB3/CANRX RB3 CANRX	36	12	11	I/O I	TTL TTL	Digital I/O. CAN bus RX.		
RB4/KBI0/AN9 RB4 KBI0 AN9	37	14	14	I/O I I	TTL TTL Analog	Digital I/O. Interrupt-on-change pin. Analog input 9.		
RB5/KBI1/PGM RB5 KBI1 PGM	38	15	15	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. Low-Voltage ICSP™ Programming enable pin.		
RB6/KBI2/PGC RB6 KBI2 PGC	39	16	16	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming clock pin.		
RB7/KBI3/PGD RB7 KBI3 PGD	40	17	17	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.		

TABLE 1-3: PIC18F4682/4685 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number			Pin	Buffer	Description	
Pill Name	PDIP	QFN	TQFP	Туре	Туре	Description	
						PORTC is a bidirectional I/O port.	
RC0/T1OSO/T13CKI	15	34	32				
RC0				I/O	ST	Digital I/O.	
T10S0				0		Timer1 oscillator output.	
T13CKI				I	ST	Timer1/Timer3 external clock input.	
RC1/T1OSI	16	35	35				
RC1	-			I/O	ST	Digital I/O.	
T1OSI				Ι	CMOS	Timer1 oscillator input.	
RC2/CCP1	17	36	36				
RC2				I/O	ST	Digital I/O.	
CCP1				I/O	ST	Capture1 input/Compare1 output/PWM1 output.	
RC3/SCK/SCL	18	37	37				
RC3				I/O	ST	Digital I/O.	
SCK				I/O	ST	Synchronous serial clock input/output for	
						SPI mode.	
SCL				I/O	ST	Synchronous serial clock input/output for	
						l ² C™ mode.	
RC4/SDI/SDA	23	42	42				
RC4				I/O	ST	Digital I/O.	
SDI				I	ST	SPI data in.	
SDA				I/O	ST	I ² C data I/O.	
RC5/SDO	24	43	43		~ ~		
RC5				I/O	ST	Digital I/O.	
SDO				0	—	SPI data out.	
RC6/TX/CK	25	44	44		0 .T		
RC6				1/0	ST	Digital I/O.	
TX CK				0 I/O	 ST	EUSART asynchronous transmit. EUSART synchronous clock (see related RX/DT	
UK				1/0	31	pin).	
RC7/RX/DT	26	1	1			P	
RC7/RX/D1 RC7	20	I	I	I/O	ST	Digital I/O.	
RX				1/0	ST	EUSART asynchronous receive.	
DT				1/O	ST	EUSART synchronous data (see related TX/CK	
					0.	pin).	
Legend: TTL = TTL	compati	ble inpu	ut		L	CMOS = CMOS compatible input or output	
			t with CM	MOS le	vels	I = Input	
O = Outp	ut	-				P = Power	

TABLE 1-3: PIC18F4682/4685 PINOUT I/O DESCRIPTIONS (CONTINUED)

PIC18F2682/2685/4682/4685

Pin Name	Pin Number			Pin	Buffer	Description		
Fill Name	PDIP	QFN	TQFP	Туре	Туре	Description		
						PORTD is a bidirectional I/O port or a Parallel Slave Port (PSP) for interfacing to a microprocessor port. These pins have TTL input buffers when PSP module is enabled.		
RD0/PSP0/C1IN+ RD0 PSP0 C1IN+	19	38	38	I/O I/O I	ST TTL Analog	Digital I/O. Parallel Slave Port data. Comparator 1 input (+).		
RD1/PSP1/C1IN- RD1 PSP1 C1IN-	20	39	39	I/O I/O I	ST TTL Analog	Digital I/O. Parallel Slave Port data. Comparator 1 input (-)		
RD2/PSP2/C2IN+ RD2 PSP2 C2IN+	21	40	40	I/O I/O I	ST TTL Analog	Digital I/O. Parallel Slave Port data. Comparator 2 input (+).		
RD3/PSP3/C2IN- RD3 PSP3 C2IN-	22	41	41	I/O I/O I	ST TTL Analog	Digital I/O. Parallel Slave Port data. Comparator 2 input (-).		
RD4/PSP4/ECCP1/ P1A RD4 PSP4 ECCP1 P1A	27	2	2	I/O I/O I/O O	ST TTL ST TTL	Digital I/O. Parallel Slave Port data. Capture2 input/Compare2 output/PWM2 output. ECCP1 PWM output A.		
RD5/PSP5/P1B RD5 PSP5 P1B	28	3	3	I/O I/O O	ST TTL TTL	Digital I/O. Parallel Slave Port data. ECCP1 PWM output B.		
RD6/PSP6/P1C RD6 PSP6 P1C	29	4	4	I/O I/O O	ST TTL TTL	Digital I/O. Parallel Slave Port data. ECCP1 PWM output C.		
RD7/PSP7/P1D RD7 PSP7 P1D	30	5	5	I/O I/O O	ST TTL TTL	Digital I/O. Parallel Slave Port data. ECCP1 PWM output D.		
Legend: TTL = TTL ST = Sch O = Out	mitt Trig		it it with Cl	CMOS = CMOS compatible input or output I = Input P = Power				

TABLE 1-3: PIC18F4682/4685 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number			Pin	Buffer	Description	
Pin Name	PDIP	QFN	TQFP	Туре	Туре	Description	
						PORTE is a bidirectional I/O port.	
RE0/RD/AN5	8	25	25				
RE0	-			I/O	ST	Digital I/O.	
RD				I	TTL	Read control for Parallel Slave Port	
						(see also \overline{WR} and \overline{CS} pins).	
AN5				I	Analog	Analog input 5.	
RE1/WR/AN6/C1OUT	9	26	26		_		
RE1	Ũ		20	I/O	ST	Digital I/O.	
WR				I	TTL	Write control for Parallel Slave Port	
						(see \overline{CS} and \overline{RD} pins).	
AN6				I	Analog	Analog input 6.	
C1OUT				0	TTL	Comparator 1 output.	
RE2/CS/AN7/C2OUT	10	27	27				
RE2				I/O	ST	Digital I/O.	
CS				I	TTL	Chip select control for Parallel Slave Port	
						(see related \overline{RD} and \overline{WR} pins).	
AN7				I	Analog	Analog input 7.	
C2OUT				0	TTL	Comparator 2 output.	
RE3	_	_	_	_	_	See MCLR/VPP/RE3 pin.	
Vss	12,	6, 30,	6, 29	Р		Ground reference for logic and I/O pins.	
	31	31					
Vdd	11, 32	7, 8,	7, 28	Р	_	Positive supply for logic and I/O pins.	
		28, 29					
NC	_	13	12, 13,	_	_	No connect.	
			33, 34				
Legend: TTL = TTL	compati	ible inpu	ıt		•	CMOS = CMOS compatible input or output	

TABLE 1-3: PIC18F4682/4685 PINOUT I/O DESCRIPTIONS (CONTINUED)

ST = Schmitt Trigger input with CMOS levels

O = Output

compatible input or output

I = Input P = Power

Р = Power

PIC18F2682/2685/4682/4685

NOTES:

2.0 OSCILLATOR CONFIGURATIONS

2.1 Oscillator Types

PIC18F2682/2685/4682/4685 devices can be operated in ten different oscillator modes. The user can program the Configuration bits, FOSC3:FOSC0, in Configuration Register 1H to select one of these ten modes:

- 1. LP Low-Power Crystal
- 2. XT Crystal/Resonator
- 3. HS High-Speed Crystal/Resonator
- 4. HSPLL High-Speed Crystal/Resonator with PLL enabled
- 5. RC External Resistor/Capacitor with Fosc/4 output on RA6
- 6. RCIO External Resistor/Capacitor with I/O on RA6
- 7. INTIO1 Internal Oscillator with Fosc/4 output on RA6 and I/O on RA7
- 8. INTIO2 Internal Oscillator with I/O on RA6 and RA7
- 9. EC External Clock with Fosc/4 output
- 10. ECIO External Clock with I/O on RA6

2.2 Crystal Oscillator/Ceramic Resonators


In XT, LP, HS or HSPLL Oscillator modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 2-1 shows the pin connections.

The oscillator design requires the use of a parallel cut crystal.

Note: Use of a series cut crystal may give a frequency out of the crystal manufacturer's specifications.

FIGURE 2-1:

CRYSTAL/CERAMIC RESONATOR OPERATION (XT, LP, HS OR HSPLL CONFIGURATION)



3: RF varies with the oscillator mode chosen.

TABLE 2-1:CAPACITOR SELECTION FOR
CERAMIC RESONATORS

Typical Capacitor Values Used: Mode OSC1 OSC2 Freq XT 455 kHz 56 pF 56 pF 2.0 MHz 47 pF 47 pF 4.0 MHz 33 pF 33 pF 8.0 MHz 27 pF 27 pF HS 16.0 MHz 22 pF 22 pF

Capacitor values are for design guidance only.

These capacitors were tested with the resonators listed below for basic start-up and operation. **These values are not optimized**.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes on page 26 for additional information.

Resonators Used:						
455 kHz	4.0 MHz					
2.0 MHz	8.0 MHz					
16.0 MHz						

Note: When using resonators with frequencies above 3.5 MHz, the use of HS mode, rather than XT mode, is recommended. HS mode may be used at any VDD for which the controller is rated. If HS is selected, it is possible that the gain of the oscillator will overdrive the resonator. Therefore, a series resistor should be placed between the OSC2 pin and the resonator. As a good starting point, the recommended value of Rs is 330Ω.

TABLE 2-2:CAPACITOR SELECTION FOR
CRYSTAL OSCILLATOR

Osc Type	Crystal Freq	Typical Capacitor Values Tested:			
	Fleq	C1	C2		
LP	32 kHz	33 pF	33 pF		
	200 kHz	15 pF	15 pF		
XT	1 MHz	33 pF	33 pF		
	4 MHz	27 pF	27 pF		
HS	4 MHz	27 pF	27 pF		
	8 MHz	22 pF	22 pF		
	20 MHz	15 pF	15 pF		

Capacitor values are for design guidance only.

These capacitors were tested with the crystals listed below for basic start-up and operation. **These values are not optimized.**


Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes following this table for additional information.

Crystals Used:						
32 kHz	4 MHz					
200 kHz	8 MHz					
1 MHz	20 MHz					

- **Note 1:** Higher capacitance increases the stability of the oscillator but also increases the start-up time.
 - When operating below 3V VDD, or when using certain ceramic resonators at any voltage, it may be necessary to use the HS mode or switch to a crystal oscillator.
 - Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - Rs may be required to avoid overdriving crystals with low drive level specifications.
 - Always verify oscillator performance over the VDD and temperature range that is expected for the application.


An external clock source may also be connected to the OSC1 pin in the HS mode, as shown in Figure 2-2.




2.3 External Clock Input

The EC and ECIO Oscillator modes require an external clock source to be connected to the OSC1 pin. There is no oscillator start-up time required after a Power-on Reset or after an exit from Sleep mode.


In the EC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-3 shows the pin connections for the EC Oscillator mode.





The ECIO Oscillator mode functions like the EC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6). Figure 2-4 shows the pin connections for the ECIO Oscillator mode.





2.4 RC Oscillator

For timing insensitive applications, the "RC" and "RCIO" device options offer additional cost savings. The actual oscillator frequency is a function of several factors:


- supply voltage
- values of the external resistor (REXT) and capacitor (CEXT)
- operating temperature

Given the same device, operating voltage and temperature and component values, there will also be unit-to-unit frequency variations. These are due to factors such as:


- normal manufacturing variation
- difference in lead frame capacitance between package types (especially for low CEXT values)
- variations within the tolerance of limits of $\ensuremath{\mathsf{REXT}}$ and $\ensuremath{\mathsf{CEXT}}$

In the RC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-5 shows how the R/C combination is connected.





The RCIO Oscillator mode (Figure 2-6) functions like the RC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6).



2.5 PLL Frequency Multiplier


A Phase Locked Loop (PLL) circuit is provided as an option for users who wish to use a lower frequency oscillator circuit or to clock the device up to its highest rated frequency from a crystal oscillator. This may be useful for customers who are concerned with EMI due to high-frequency crystals or users who require higher clock speeds from an internal oscillator.

2.5.1 HSPLL OSCILLATOR MODE

The HSPLL mode makes use of the HS mode oscillator for frequencies up to 10 MHz. A PLL then multiplies the oscillator output frequency by 4 to produce an internal clock frequency up to 40 MHz.

The PLL is only available to the crystal oscillator when the FOSC3:FOSC0 Configuration bits are programmed for HSPLL mode (= 0110).

FIGURE 2-7: PLL BLOCK DIAGRAM (HS MODE)



2.5.2 PLL AND INTOSC

The PLL is also available to the internal oscillator block in selected oscillator modes. In this configuration, the PLL is enabled in software and generates a clock output of up to 32 MHz. The operation of INTOSC with the PLL is described in **Section 2.6.4 "PLL in INTOSC Modes"**.

2.6 Internal Oscillator Block

The PIC18F2682/2685/4682/4685 devices include an internal oscillator block which generates two different clock signals; either can be used as the microcontroller's clock source. This may eliminate the need for external oscillator circuits on the OSC1 and/or OSC2 pins.

The main output (INTOSC) is an 8 MHz clock source, which can be used to directly drive the device clock. It also drives a postscaler, which can provide a range of clock frequencies from 31 kHz to 4 MHz. The INTOSC output is enabled when a clock frequency from 125 kHz to 8 MHz is selected.

The other clock source is the internal RC oscillator (INTRC), which provides a nominal 31 kHz output. INTRC is enabled if it is selected as the device clock source; it is also enabled automatically when any of the following are enabled:

- Power-up Timer
- · Fail-Safe Clock Monitor
- Watchdog Timer
- Two-Speed Start-up

These features are discussed in greater detail in Section 24.0 "Special Features of the CPU".

The clock source frequency (INTOSC direct, INTRC direct or INTOSC postscaler) is selected by configuring the IRCF bits of the OSCCON register (Register 2-2).

2.6.1 INTIO MODES

Using the internal oscillator as the clock source eliminates the need for up to two external oscillator pins, which can then be used for digital I/O. Two distinct configurations are available:

- In INTIO1 mode, the OSC2 pin outputs Fosc/4, while OSC1 functions as RA7 for digital input and output.
- In INTIO2 mode, OSC1 functions as RA7 and OSC2 functions as RA6, both for digital input and output.

2.6.2 INTOSC OUTPUT FREQUENCY

The internal oscillator block is calibrated at the factory to produce an INTOSC output frequency of 8.0 MHz.

The INTRC oscillator operates independently of the INTOSC source. Any changes in INTOSC across voltage and temperature are not necessarily reflected by changes in INTRC and vice versa.

2.6.3 OSCTUNE REGISTER

The internal oscillator's output has been calibrated at the factory but can be adjusted in the user's application. This is done by writing to the OSCTUNE register (Register 2-1). The tuning sensitivity is constant throughout the tuning range. When the OSCTUNE register is modified, the INTOSC and INTRC frequencies will begin shifting to the new frequency. The INTRC clock will reach the new frequency within 8 clock cycles (approximately $8 * 32 \ \mu s = 256 \ \mu s$). The INTOSC clock will stabilize within 1 ms. Code execution continues during this shift. There is no indication that the shift has occurred.

The OSCTUNE register also implements the INTSRC and PLLEN bits, which control certain features of the internal oscillator block. The INTSRC bit allows users to select which internal oscillator provides the clock source when the 31 kHz frequency option is selected. This is covered in greater detail in **Section 2.7.1 "Oscillator Control Register"**.

The PLLEN bit controls the operation of the frequency multiplier, PLL, in internal oscillator modes.

2.6.4 PLL IN INTOSC MODES

The 4x frequency multiplier can be used with the internal oscillator block to produce faster device clock speeds than are normally possible with an internal oscillator. When enabled, the PLL produces a clock speed of up to 32 MHz.

Unlike HSPLL mode, the PLL is controlled through software. The control bit, PLLEN (OSCTUNE<6>), is used to enable or disable its operation.

The PLL is available when the device is configured to use the internal oscillator block as its primary clock source (FOSC3:FOSC0 = 1001 or 1000). Additionally, the PLL will only function when the selected output frequency is either 4 MHz or 8 MHz (OSCCON<6:4> = 111 or 110). If both of these conditions are not met, the PLL is disabled.

The PLLEN control bit is only functional in those internal oscillator modes where the PLL is available. In all other modes, it is forced to '0' and is effectively unavailable.

2.6.5 INTOSC FREQUENCY DRIFT

The factory calibrates the internal oscillator block output (INTOSC) for 8 MHz. However, this frequency may drift as VDD or temperature changes, which can affect the controller operation in a variety of ways. It is possible to adjust the INTOSC frequency by modifying the value in the OSCTUNE register. This has no effect on the INTRC clock source frequency.

Tuning the INTOSC source requires knowing when to make the adjustment, in which direction it should be made and in some cases, how large a change is needed. Three compensation techniques are discussed in Section 2.6.5.1 "Compensating with the EUSART", Section 2.6.5.2 "Compensating with the Timers" and Section 2.6.5.3 "Compensating with the CCP1 Module in Capture Mode", but other techniques may be used.

PIC18F2682/2685/4682/4685

R/W-0	R/W-0 ⁽¹⁾	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
INTSRC	C PLLEN ⁽¹⁾		TUN4	TUN3	TUN2	TUN1	TUN0		
bit 7							bit (
Legend:									
R = Reada	ble bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'			
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	,	x = Bit is unkr	iown		
bit 7	INTSRC: Inte	rnal Oscillator	Low-Frequen	cy Source Sele	ct bit				
	 1 = 31.25 kHz device clock derived from 8 MHz INTOSC source (divide-by-256 enabled) 0 = 31 kHz device clock derived directly from INTRC internal oscillator 								
bit 6	PLLEN: Freq	uency Multiplie	r PLL for INT	OSC Enable bi	(1)				
		led for INTOSC							
bit 5	Unimplemen	ted: Read as '	0						
bit 4-0	TUN4:TUN0:	Frequency Tu	ning bits						
	01111 = Max	imum frequenc	_y						
	•	•							
	•	•							
	00001		-						
		ter frequency.	Oscillator mod	dule is running	at the calibrated	d frequency.			
	11111								
	•	•							
	• 10000 – Mini	• mum frequenc							
	10000 - MIIII	mun nequenc	у						

REGISTER 2-1: OSCTUNE: OSCILLATOR TUNING REGISTER

Note 1: Available only in certain oscillator configurations; otherwise, this bit is unavailable and reads as '0'. See text for details.

2.6.5.1 Compensating with the EUSART

An adjustment may be required when the EUSART begins to generate framing errors or receives data with errors while in Asynchronous mode. Framing errors indicate that the device clock frequency is too high. To adjust for this, decrement the value in OSCTUNE to reduce the clock frequency. On the other hand, errors in data may suggest that the clock speed is too low. To compensate, increment OSCTUNE to increase the clock frequency.

2.6.5.2 Compensating with the Timers

This technique compares device clock speed to some reference clock. Two timers may be used; one timer is clocked by the peripheral clock, while the other is clocked by a fixed reference source, such as the Timer1 oscillator.

Both timers are cleared, but the timer clocked by the reference generates interrupts. When an interrupt occurs, the internally clocked timer is read and both timers are cleared. If the internally clocked timer value is greater than expected, then the internal oscillator block is running too fast. To adjust for this, decrement the OSCTUNE register.

2.6.5.3 Compensating with the CCP1 Module in Capture Mode

The CCP1 module can use free running Timer1 (or Timer3), clocked by the internal oscillator block and an external event with a known period (i.e., AC power frequency). The time of the first event is captured in the CCPRxH:CCPRxL registers and is recorded for use later. When the second event causes a capture, the time of the first event is subtracted from the time of the second event. Since the period of the external event is known, the time difference between events can be calculated.

If the measured time is much greater than the calculated time, the internal oscillator block is running too fast. To compensate, decrement the OSCTUNE register. If the measured time is much less than the calculated time, the internal oscillator block is running too slow. To compensate, increment the OSCTUNE register.

^{© 2009} Microchip Technology Inc.

2.7 Clock Sources and Oscillator Switching

Like previous PIC18 devices, the PIC18F2682/2685/ 4682/4685 family includes a feature that allows the device clock source to be switched from the main oscillator to an alternate low-frequency clock source. PIC18F2682/2685/4682/4685 devices offer two alternate clock sources. When an alternate clock source is enabled, the various power-managed operating modes are available.

Essentially, there are three clock sources for these devices:

- · Primary oscillators
- · Secondary oscillators
- · Internal oscillator block

The **primary oscillators** include the External Crystal and Resonator modes, the External RC modes, the External Clock modes and the internal oscillator block. The particular mode is defined by the FOSC3:FOSC0 Configuration bits. The details of these modes are covered earlier in this chapter. The **secondary oscillators** are those external sources not connected to the OSC1 or OSC2 pins. These sources may continue to operate even after the controller is placed in a power-managed mode.

PIC18F2682/2685/4682/4685 devices offer the Timer1 oscillator as a secondary oscillator. In all power-managed modes, this oscillator is often the time base for functions such as a Real-Time Clock.


Most often, a 32.768 kHz watch crystal is connected between the RC0/T1OSO/T13CKI and RC1/T1OSI pins. Like the LP mode oscillator circuit, loading capacitors are also connected from each pin to ground.

The Timer1 oscillator is discussed in greater detail in **Section 12.3 "Timer1 Oscillator"**.

In addition to being a primary clock source, the **internal oscillator block** is available as a power-managed mode clock source. The INTRC source is also used as the clock source for several special features, such as the WDT and Fail-Safe Clock Monitor.

The clock sources for the PIC18F2682/2685/4682/4685 devices are shown in Figure 2-8. See **Section 24.0 "Special Features of the CPU"** for Configuration register details.





2.7.1 OSCILLATOR CONTROL REGISTER

The OSCCON register (Register 2-2) controls several aspects of the device clock's operation, both in full power operation and in power-managed modes.

The System Clock Select bits, SCS1:SCS0, select the clock source. The available clock sources are the primary clock (defined by the FOSC3:FOSC0 Configuration bits), the secondary clock (Timer1 oscillator) and the internal oscillator block. The clock source changes immediately after one or more of the bits is written to, following a brief clock transition interval. The SCS bits are cleared on all forms of Reset.

The Internal Oscillator Frequency Select bits, IRCF2:IRCF0, select the frequency output of the internal oscillator block to drive the device clock. The choices are the INTRC source, the INTOSC source (8 MHz) or one of the frequencies derived from the INTOSC postscaler (31 kHz to 4 MHz). If the internal oscillator block is supplying the device clock, changing the states of these bits will have an immediate change on the internal oscillator's output. On device Resets, the default output frequency of the internal oscillator block is set at 1 MHz.

When an output frequency of 31 kHz is selected (IRCF2:IRCF0 = 000), users may choose which internal oscillator acts as the source. This is done with the INTSRC bit in the OSCTUNE register (OSCTUNE<7>). Setting this bit selects INTOSC as a 31.25 kHz clock source by enabling the divide-by-256 output of the INTOSC postscaler. Clearing INTSRC selects INTRC (nominally 31 kHz) as the clock source.

This option allows users to select the tunable and more precise INTOSC as a clock source, while maintaining power savings with a very low clock speed. Regardless of the setting of INTSRC, INTRC always remains the clock source for features such as the Watchdog Timer and the Fail-Safe Clock Monitor.

The OSTS, IOFS and T1RUN bits indicate which clock source is currently providing the device clock. The OSTS bit indicates that the Oscillator Start-up Timer has timed out and the primary clock is providing the device clock in primary clock modes. The IOFS bit indicates when the internal oscillator block has stabilized and is providing the device clock in RC Clock modes. The T1RUN bit (T1CON<6>) indicates when the Timer1 oscillator is providing the device clock in secondary clock modes. In power-managed modes, only one of these three bits will be set at any time. If none of these bits are set, the INTRC is providing the clock or the internal oscillator block has just started and is not yet stable. The IDLEN bit determines if the device goes into Sleep mode or one of the Idle modes when the SLEEP instruction is executed.

The use of the flag and control bits in the OSCCON register is discussed in more detail in **Section 3.0** "Power-Managed Modes".

- Note 1: The Timer1 oscillator must be enabled to select the secondary clock source. The Timer1 oscillator is enabled by setting the T1OSCEN bit in the Timer1 Control register (T1CON<3>). If the Timer1 oscillator is not enabled, then any attempt to select a secondary clock source when executing a SLEEP instruction will be ignored.
 - 2: It is recommended that the Timer1 oscillator be operating and stable before executing the SLEEP instruction, or a very long delay may occur while the Timer1 oscillator starts.

2.7.2 OSCILLATOR TRANSITIONS

PIC18F2682/2685/4682/4685 devices contain circuitry to prevent clock "glitches" when switching between clock sources. A short pause in the device clock occurs during the clock switch. The length of this pause is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Clock transitions are discussed in greater detail in **Section 3.1.2 "Entering Power-Managed Modes"**.

PIC18F2682/2685/4682/4685

R/W-0	R/W-1	R/W-0	R/W-0	R ⁽¹⁾	R-0	R/W-0	R/W-0
IDLEN	IRCF2	IRCF1	IRCF0	OSTS	IOFS	SCS1	SCS0
bit 7							bit
Legend:							
R = Readal		W = Writable		-	nented bit, rea		
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	IOWN
bit 7	IDLEN: Idle	Enable bit					
		enters Idle mod	e on SLEEP in	struction			
		enters Sleep mo					
bit 6-4	IRCF2:IRCF	0: Internal Osci	llator Frequen	cy Select bits			
		z (INTOSC drive	es clock direct	ly)			
	110 = 4 MH						
	101 = 2 MH 100 = 1 MH						
	011 = 500 k						
	010 = 250 k						
	001 = 125 k				(0)		
		lz (from either I			y) ⁽²⁾		
bit 3		llator Start-up Ti					
		or Start-up Time or Start-up Time					
bit 2	IOFS: INTO	SC Frequency S	Stable bit				
				requency is pro	ovided by one o	of the RC modes	6
		frequency is no					
bit 1-0		: System Clock					
		I oscillator block	K				
	01 = Timer1 00 = Primar						
	·		.				
	Depends on state		•				
	Source selected I	•	·				
3 : I	Default output fre	quency of INIC	on Reset.				

REGISTER 2-2: OSCCON: OSCILLATOR CONTROL REGISTER

2.8 Effects of Power-Managed Modes on the Various Clock Sources

When PRI_IDLE mode is selected, the designated primary oscillator continues to run without interruption. For all other power-managed modes, the oscillator using the OSC1 pin is disabled. The OSC1 pin (and OSC2 pin, if used by the oscillator) will stop oscillating.

In secondary clock modes (SEC_RUN and SEC_IDLE), the Timer1 oscillator is operating and providing the device clock. The Timer1 oscillator may also run in all power-managed modes if required to clock Timer1 or Timer3.

In internal oscillator modes (RC_RUN and RC_IDLE), the internal oscillator block provides the device clock source. The 31 kHz INTRC output can be used directly to provide the clock and may be enabled to support various special features, regardless of the powermanaged mode (see Section 24.2 "Watchdog Timer (WDT)", Section 24.3 "Two-Speed Start-up" and Section 24.4 "Fail-Safe Clock Monitor" for more information on WDT, Two-Speed Start-up and Fail-Safe Clock Monitor). The INTOSC output at 8 MHz may be used directly to clock the device or may be divided down by the postscaler. The INTOSC output is disabled if the clock is provided directly from the INTRC output.

If the Sleep mode is selected, all clock sources are stopped. Since all the transistor switching currents have been stopped, Sleep mode achieves the lowest current consumption of the device (only leakage currents).

Enabling any on-chip feature that will operate during Sleep will increase the current consumed during Sleep. The INTRC is required to support WDT operation. The Timer1 oscillator may be operating to support a Real-Time Clock. Other features may be operating that do not require a device clock source (i.e., MSSP slave, PSP, INTx pins and others). Peripherals that may add significant current consumption are listed in Section 27.2 "DC Characteristics: Power-Down and Supply Current".

2.9 Power-up Delays

Power-up delays are controlled by two timers, so that no external Reset circuitry is required for most applications. The delays ensure that the device is kept in Reset until the device power supply is stable under normal circumstances and the primary clock is operating and stable. For additional information on power-up delays, see **Section 4.5 "Device Reset Timers"**.

The first timer is the Power-up Timer (PWRT), which provides a fixed delay on power-up (parameter 33, Table 27-10). It is enabled by clearing (= 0) the PWRTEN Configuration bit.

The second timer is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable (LP, XT and HS modes). The OST does this by counting 1024 oscillator cycles before allowing the oscillator to clock the device.

When the HSPLL Oscillator mode is selected, the device is kept in Reset for an additional 2 ms, following the HS mode OST delay, so the PLL can lock to the incoming clock frequency.

There is a delay of interval TCSD (parameter 38, Table 27-10), following POR, while the controller becomes ready to execute instructions. This delay runs concurrently with any other delays. This may be the only delay that occurs when any of the EC, RC or INTIO modes are used as the primary clock source.

OSC Mode	OSC1 Pin	OSC2 Pin		
RC, INTIO1	Floating, external resistor should pull high	At logic low (clock/4 output)		
RCIO, INTIO2	Floating, external resistor should pull high	Configured as PORTA, bit 6		
ECIO	Floating, pulled by external clock	Configured as PORTA, bit 6		
EC	Floating, pulled by external clock	At logic low (clock/4 output)		
LP, XT and HS	Feedback inverter disabled at quiescent voltage level	Feedback inverter disabled at quiescent voltage level		

 TABLE 2-3:
 OSC1 AND OSC2 PIN STATES IN SLEEP MODE

Note: See Table 4-2 in Section 4.0 "Reset" for time-outs due to Sleep and MCLR Reset.

PIC18F2682/2685/4682/4685

NOTES:

3.0 POWER-MANAGED MODES

PIC18F2682/2685/4682/4685 devices offer a total of seven operating modes for more efficient power management. These modes provide a variety of options for selective power conservation in applications where resources may be limited (i.e., battery-powered devices).

There are three categories of power-managed modes:

- Run modes
- Idle modes
- Sleep mode

These categories define which portions of the device are clocked and sometimes, what speed. The Run and Idle modes may use any of the three available clock sources (primary, secondary or internal oscillator block); the Sleep mode does not use a clock source.

The power-managed modes include several power saving features offered on previous PIC[®] devices. One is the clock switching feature, offered in other PIC18 devices, allowing the controller to use the Timer1 oscillator in place of the primary oscillator. Also included is the Sleep mode, offered by all PIC devices, where all device clocks are stopped.

3.1 Selecting Power-Managed Modes

Selecting a power-managed mode requires two decisions: if the CPU is to be clocked or not and the selection of a clock source. The IDLEN bit (OSCCON<7>) controls CPU clocking, while the SCS1:SCS0 bits (OSCCON<1:0>) select the clock source. The individual modes, bit settings, clock sources and affected modules are summarized in Table 3-1.

3.1.1 CLOCK SOURCES

The SCS1:SCS0 bits allow the selection of one of three clock sources for power-managed modes. They are:

- The primary clock as defined by the FOSC3:FOSC0 Configuration bits
- The secondary clock (the Timer1 oscillator)
- The internal oscillator block (for RC modes)

3.1.2 ENTERING POWER-MANAGED MODES

Switching from one power-managed mode to another begins by loading the OSCCON register. The SCS1:SCS0 bits select the clock source and determine which Run or Idle mode is to be used. Changing these bits causes an immediate switch to the new clock source, assuming that it is running. The switch may also be subject to clock transition delays. These are discussed in Section 3.1.3 "Clock Transitions And Status Indicators" and subsequent sections.

Entry to the power-managed Idle or Sleep modes is triggered by the execution of a SLEEP instruction. The actual mode that results depends on the status of the IDLEN bit.

Depending on the current mode and the mode being switched to, a change to a power-managed mode does not always require setting all of these bits. Many transitions may be done by changing the oscillator select bits, or changing the IDLEN bit, prior to issuing a SLEEP instruction. If the IDLEN bit is already configured correctly, it may only be necessary to perform a SLEEP instruction to switch to the desired mode.

TABLE 3-1	3-1. FOWER-MANAGED MODES								
Mode	OSC	CON Bits	Modul	e Clocking	Available Clock and Oscillator Source				
wode	IDLEN<7> ⁽¹⁾	SCS1:SCS0<1:0>	CPU	Peripherals	Available Clock and Oscillator Source				
Sleep	0	N/A	Off	Off	None – all clocks are disabled				
PRI_RUN	N/A	00	Clocked	Clocked	Primary – LP, XT, HS, HSPLL, RC, EC, INTRC: this is the normal full power execution mode ⁽²⁾				
SEC_RUN	N/A	01	Clocked	Clocked	Secondary – Timer1 Oscillator				
RC_RUN	N/A	1x	Clocked	Clocked	Internal Oscillator Block ⁽²⁾				
PRI_IDLE	1	00	Off	Clocked	Primary – LP, XT, HS, HSPLL, RC, EC				
SEC_IDLE	1	01	Off	Clocked	Secondary – Timer1 Oscillator				
RC_IDLE	1	1x	Off	Clocked	Internal Oscillator Block ⁽²⁾				

TABLE 3-1: POWER-MANAGED MODES

Note 1: IDLEN reflects its value when the SLEEP instruction is executed.

2: Includes INTOSC and INTOSC postscaler, as well as the INTRC source.

3.1.3 CLOCK TRANSITIONS AND STATUS INDICATORS

The length of the transition between clock sources is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Three bits indicate the current clock source and its status. They are:

- OSTS (OSCCON<3>)
- IOFS (OSCCON<2>)
- T1RUN (T1CON<6>)

In general, only one of these bits will be set while in a given power-managed mode. When the OSTS bit is set, the primary clock is providing the device clock. When the IOFS bit is set, the INTOSC output is providing a stable 8 MHz clock source to a divider that actually drives the device clock. When the T1RUN bit is set, the Timer1 oscillator is providing the clock. If none of these bits are set, then either the INTRC clock source is clocking the device, or the INTOSC source is not yet stable.

If the internal oscillator block is configured as the primary clock source by the FOSC3:FOSC0 Configuration bits, then both the OSTS and IOFS bits may be set when in PRI_RUN or PRI_IDLE modes. This indicates that the primary clock (INTOSC output) is generating a stable 8 MHz output. Entering another power-managed RC mode at the same frequency would clear the OSTS bit.

- Note 1: Caution should be used when modifying a single IRCF bit. If VDD is less than 3V, it is possible to select a higher clock speed than is supported by the low VDD. Improper device operation may result if the VDD/FOSC specifications are violated.
 - 2: Executing a SLEEP instruction does not necessarily place the device into Sleep mode. It acts as the trigger to place the controller into either the Sleep mode or one of the Idle modes, depending on the setting of the IDLEN bit.

3.1.4 MULTIPLE SLEEP COMMANDS

The power-managed mode that is invoked with the SLEEP instruction is determined by the setting of the IDLEN bit at the time the instruction is executed. If another SLEEP instruction is executed, the device will enter the power-managed mode specified by IDLEN at that time. If IDLEN has changed, the device will enter the new power-managed mode specified by the new setting.

3.2 Run Modes

In the Run modes, clocks to both the core and peripherals are active. The difference between these modes is the clock source.

3.2.1 PRI_RUN MODE

The PRI_RUN mode is the normal, full power execution mode of the microcontroller. This is also the default mode upon a device Reset, unless Two-Speed Start-up is enabled (see **Section 24.3 "Two-Speed Start-up"** for details). In this mode, the OSTS bit is set. The IOFS bit may be set if the internal oscillator block is the primary clock source (see **Section 2.7.1 "Oscillator Control Register"**).


3.2.2 SEC_RUN MODE


The SEC_RUN mode is the compatible mode to the "clock switching" feature offered in other PIC18 devices. In this mode, the CPU and peripherals are clocked from the Timer1 oscillator. This gives users the option of lower power consumption while still using a high accuracy clock source.

SEC_RUN mode is entered by setting the SCS1:SCS0 bits to '01'. The device clock source is switched to the Timer1 oscillator (see Figure 3-1), the primary oscillator is shut down, the T1RUN bit (T1CON<6>) is set and the OSTS bit is cleared.

Note: The Timer1 oscillator should already be running prior to entering SEC_RUN mode. If the T1OSCEN bit is not set when the SCS1:SCS0 bits are set to '01', entry to SEC_RUN mode will not occur. If the Timer1 oscillator is enabled but not yet running, device clocks will be delayed until the oscillator has started. In such situations, initial oscillator operation is far from stable and unpredictable operation may result.

On transitions from SEC_RUN to PRI_RUN mode, the peripherals and CPU continue to be clocked from the Timer1 oscillator while the primary clock is started. When the primary clock becomes ready, a clock switch back to the primary clock occurs (see Figure 3-2). When the clock switch is complete, the T1RUN bit is cleared, the OSTS bit is set and the primary clock is providing the clock. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run.





3.2.3 RC_RUN MODE

In RC_RUN mode, the CPU and peripherals are clocked from the internal oscillator block using the INTOSC multiplexer; the primary clock is shut down. When using the INTRC source, this mode provides the best power conservation of all the Run modes, while still executing code. It works well for user applications which are not highly timing sensitive or do not require high-speed clocks at all times.

If the primary clock source is the internal oscillator block (either INTRC or INTOSC), there are no distinguishable differences between PRI_RUN and RC_RUN modes during execution. However, a clock switch delay will occur during entry to and exit from RC_RUN mode. Therefore, if the primary clock source is the internal oscillator block, the use of RC_RUN mode is not recommended.

This mode is entered by setting SCS1 to '1'. Although it is ignored, it is recommended that SCS0 also be cleared; this is to maintain software compatibility with future devices. When the clock source is switched to the INTOSC multiplexer (see Figure 3-3), the primary oscillator is shut down and the OSTS bit is cleared. The IRCF bits may be modified at any time to immediately change the clock speed.

Note:	Caution should be used when modifying a								
	single IRCF bit. If VDD is less than 3V, it is								
	possible to select a higher clock speed								
	than is supported by the low VDD.								
	Improper device operation may result if								
	the VDD/FOSC specifications are violated.								


If the IRCF bits and the INTSRC bit are all clear, the INTOSC output is not enabled and the IOFS bit will remain clear; there will be no indication of the current clock source. The INTRC source is providing the device clocks.

If the IRCF bits are changed from all clear (thus, enabling the INTOSC output) or if INTSRC is set, the IOFS bit becomes set after the INTOSC output becomes stable. Clocks to the device continue while the INTOSC source stabilizes after an interval of TIOBST.


If the IRCF bits were previously at a non-zero value or if INTSRC was set before setting SCS1 and the INTOSC source was already stable, the IOFS bit will remain set.

On transitions from RC_RUN mode to PRI_RUN mode, the device continues to be clocked from the INTOSC multiplexer while the primary clock is started. When the primary clock becomes ready, a clock switch to the primary clock occurs (see Figure 3-4). When the clock switch is complete, the IOFS bit is cleared, the OSTS bit is set and the primary clock is providing the device clock. The IDLEN and SCS bits are not affected by the switch. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.

FIGURE 3-3: TRANSITION TIMING TO RC_RUN MODE







3.3 Sleep Mode

The power-managed Sleep mode in the PIC18F2682/ 2685/4682/4685 devices is identical to the legacy Sleep mode offered in all other PIC devices. It is entered by clearing the IDLEN bit (the default state on device Reset) and executing the SLEEP instruction. This shuts down the selected oscillator (Figure 3-5). All clock source status bits are cleared.

Entering the Sleep mode from any other mode does not require a clock switch. This is because no clocks are needed once the controller has entered Sleep. If the WDT is selected, the INTRC source will continue to operate. If the Timer1 oscillator is enabled, it will also continue to run.

When a wake event occurs in Sleep mode (by interrupt, Reset or WDT time-out), the device will not be clocked until the clock source selected by the SCS1:SCS0 bits becomes ready (see Figure 3-6), or it will be clocked from the internal oscillator block if either the Two-Speed Start-up or the Fail-Safe Clock Monitor are enabled (see Section 24.0 "Special Features of the CPU"). In either case, the OSTS bit is set when the primary clock is providing the device clocks. The IDLEN and SCS bits are not affected by the wake-up.

3.4 Idle Modes

The Idle modes allow the controller's CPU to be selectively shut down while the peripherals continue to operate. Selecting a particular Idle mode allows users to further manage power consumption.


If the IDLEN bit is set to a '1' when a SLEEP instruction is executed, the peripherals will be clocked from the clock source selected using the SCS1:SCS0 bits; however, the CPU will not be clocked. The clock source status bits are not affected. Setting IDLEN and executing a SLEEP instruction provides a quick method of switching from a given Run mode to its corresponding Idle mode.

If the WDT is selected, the INTRC source will continue to operate. If the Timer1 oscillator is enabled, it will also continue to run.

Since the CPU is not executing instructions, the only exits from any of the Idle modes are by interrupt, WDT time-out or a Reset. When a wake event occurs, CPU execution is delayed by an interval of TCSD (parameter 38, Table 27-10) while it becomes ready to execute code. When the CPU begins executing code, it resumes with the same clock source for the current Idle mode. For example, when waking from RC_IDLE mode, the internal oscillator block will clock the CPU and peripherals (in other words, RC_RUN mode). The IDLEN and SCS bits are not affected by the wake-up.


While in any Idle mode or the Sleep mode, a WDT timeout will result in a WDT wake-up to the Run mode currently specified by the SCS1:SCS0 bits.







TRANSITION TIMING FOR WAKE FROM SLEEP (HSPLL)



3.4.1 PRI_IDLE MODE

This mode is unique among the three low-power Idle modes in that it does not disable the primary device clock. For timing sensitive applications, this allows for the fastest resumption of device operation with its more accurate primary clock source, since the clock source does not have to "warm up" or transition from another oscillator.

PRI_IDLE mode is entered from PRI_RUN mode by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set IDLEN first, then clear the SCS bits and execute SLEEP. Although the CPU is disabled, the peripherals continue to be clocked from the primary clock source specified by the FOSC3:FOSC0 Configuration bits. The OSTS bit remains set (see Figure 3-7).

When a wake event occurs, the CPU is clocked from the primary clock source. A delay of interval TCSD is required between the wake event and when code execution starts. This is required to allow the CPU to become ready to execute instructions. After the wake-up, the OSTS bit remains set. The IDLEN and SCS bits are not affected by the wake-up (see Figure 3-8).

3.4.2 SEC_IDLE MODE

In SEC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the Timer1 oscillator. This mode is entered from SEC_RUN by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set the IDLEN bit first, then set the SCS1:SCS0 bits to '01' and execute SLEEP. When the clock source is switched to the Timer1 oscillator, the primary oscillator is shut down, the OSTS bit is cleared and the T1RUN bit is set.

When a wake event occurs, the peripherals continue to be clocked from the Timer1 oscillator. After an interval of TCSD following the wake event, the CPU begins executing code being clocked by the Timer1 oscillator. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run (see Figure 3-8).

FIGURE 3-7: TRANSITION TIMING FOR ENTRY TO IDLE MODE





FIGURE 3-8: TRANSITION TIMING FOR WAKE FROM IDLE TO RUN MODE



Note: The Timer1 oscillator should already be running prior to entering SEC_IDLE mode. If the T1OSCEN bit is not set when the SLEEP instruction is executed, the SLEEP instruction will be ignored and entry to SEC_IDLE mode will not occur. If the Timer1 oscillator is enabled but not yet running, peripheral clocks will be delayed until the oscillator has started. In such situations, initial oscillator operation is far from stable and unpredictable operation may result.

3.4.3 RC_IDLE MODE

In RC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the internal oscillator block using the INTOSC multiplexer. This mode allows for controllable power conservation during Idle periods.

From RC_RUN, this mode is entered by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, first set IDLEN, then set the SCS1 bit and execute SLEEP. Although its value is ignored, it is recommended that SCS0 also be cleared; this is to maintain software compatibility with future devices. The INTOSC multiplexer may be used to select a higher clock frequency, by modifying the IRCF bits, before executing the SLEEP instruction. When the clock source is switched to the INTOSC multiplexer, the primary oscillator is shut down and the OSTS bit is cleared.

If the IRCF bits are set to any non-zero value or the INTSRC bit is set, the INTOSC output is enabled. The IOFS bit becomes set, after the INTOSC output becomes stable, after an interval of TIOBST (parameter 39, Table 27-10). Clocks to the peripherals continue while the INTOSC source stabilizes. If the IRCF bits were previously at a non-zero value, or INTSRC was set before the SLEEP instruction was executed and the INTOSC source was already stable, the IOFS bit will remain set. If the IRCF bits and INTSRC are all clear, the INTOSC output will not be enabled, the IOFS bit will remain clear and there will be no indication of the current clock source.

When a wake event occurs, the peripherals continue to be clocked from the INTOSC multiplexer. After a delay of TCSD following the wake event, the CPU begins executing code being clocked by the INTOSC multiplexer. The IDLEN and SCS bits are not affected by the wake-up. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.

3.5 Exiting Idle and Sleep Modes

An exit from Sleep mode or any of the Idle modes is triggered by an interrupt, a Reset or a WDT time-out. This section discusses the triggers that cause exits from power-managed modes. The clocking subsystem actions are discussed in each of the power-managed modes (see Section 3.2 "Run Modes", Section 3.3 "Sleep Mode" and Section 3.4 "Idle Modes").

3.5.1 EXIT BY INTERRUPT

Any of the available interrupt sources can cause the device to exit from an Idle mode or the Sleep mode to a Run mode. To enable this functionality, an interrupt source must be enabled by setting its enable bit in one of the INTCON or PIE registers. The exit sequence is initiated when the corresponding interrupt flag bit is set.

On all exits from Idle or Sleep modes by interrupt, code execution branches to the interrupt vector if the GIE/ GIEH bit (INTCON<7>) is set. Otherwise, code execution continues or resumes without branching (see Section 9.0 "Interrupts").

A fixed delay of interval TCSD following the wake event is required when leaving the Sleep and Idle modes. This delay is required for the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

3.5.2 EXIT BY WDT TIME-OUT

A WDT time-out will cause different actions depending on which power-managed mode the device is in when the time-out occurs.

If the device is not executing code (all Idle modes and Sleep mode), the time-out will result in an exit from the power-managed mode (see Section 3.2 "Run Modes" and Section 3.3 "Sleep Mode"). If the device is executing code (all Run modes), the time-out will result in a WDT Reset (see Section 24.2 "Watchdog Timer (WDT)").

The WDT timer and postscaler are cleared by executing a SLEEP or CLRWDT instruction, the loss of a currently selected clock source (if the Fail-Safe Clock Monitor is enabled) and modifying the IRCF bits in the OSCCON register if the internal oscillator block is the device clock source.

3.5.3 EXIT BY RESET

Normally, the device is held in Reset by the Oscillator Start-up Timer (OST) until the primary clock becomes ready. At that time, the OSTS bit is set and the device begins executing code. If the internal oscillator block is the new clock source, the IOFS bit is set instead.

The exit delay time from Reset to the start of code execution depends on both the clock sources before and after the wake-up and the type of oscillator if the new clock source is the primary clock. Exit delays are summarized in Table 3-2.

Code execution can begin before the primary clock becomes ready. If either the Two-Speed Start-up (see **Section 24.3 "Two-Speed Start-up"**) or Fail-Safe Clock Monitor (see **Section 24.4 "Fail-Safe Clock Monitor**") is enabled, the device may begin execution as soon as the Reset source has cleared. Execution is clocked by the INTOSC multiplexer driven by the internal oscillator block. Execution is clocked by the internal oscillator block until either the primary clock becomes ready or a power-managed mode is entered before the primary clock becomes ready; the primary clock is then shut down.

3.5.4 EXIT WITHOUT AN OSCILLATOR START-UP DELAY

Certain exits from power-managed modes do not invoke the OST at all. There are two cases:

- PRI_IDLE mode where the primary clock source is not stopped
- The primary clock source is not any of the LP, XT, HS or HSPLL modes

In these instances, the primary clock source either does not require an oscillator start-up delay, since it is already running (PRI_IDLE), or normally does not require an oscillator start-up delay (RC, EC and INTIO Oscillator modes). However, a fixed delay of interval TCSD following the wake event is still required when leaving the Sleep and Idle modes to allow the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

TABLE 3-2:EXIT DELAY ON WAKE-UP BY RESET FROM SLEEP MODE OR ANY IDLE MODE
(BY CLOCK SOURCES)

Clock Source Before Wake-up	Clock Source After Wake-up	Exit Delay	Clock Ready Status Bit (OSCCON)	
	LP, XT, HS			
	HSPLL		OSTS	
Primary Device Clock (PRI_IDLE mode)	EC, RC	TCSD ⁽²⁾		
	INTRC ⁽¹⁾		—	
	INTOSC ⁽³⁾		IOFS	
	LP, XT, HS	Tost ⁽⁴⁾		
	HSPLL	Tost + t _{rc} (4)	OSTS	
T1OSC or INTRC ⁽¹⁾	EC, RC	T _{CSD} (2)		
	INTRC ⁽¹⁾		—	
	INTOSC ⁽³⁾	TIOBST ⁽⁵⁾	IOFS	
	LP, XT, HS	Tost ⁽⁴⁾		
	HSPLL	Tost + t _{rc} ⁽⁴⁾	OSTS	
INTOSC ⁽³⁾	EC, RC	T _{CSD} (2)]	
	INTRC ⁽¹⁾	1030	—	
	INTOSC ⁽³⁾	None	IOFS	
	LP, XT, HS	Tost ⁽⁴⁾		
Nega	HSPLL	Tost + t _{rc} ⁽⁴⁾	OSTS	
None (Sleep mode)	EC, RC	T _{CSD} (2)		
	INTRC ⁽¹⁾	1000, 1		
	INTOSC ⁽³⁾	TIOBST ⁽⁵⁾	IOFS	

Note 1: In this instance, refers specifically to the 31 kHz INTRC clock source.

2: TCSD (parameter 38) is a required delay when waking from Sleep and all Idle modes and runs concurrently with any other required delays (see Section 3.4 "Idle Modes").

3: Includes both the INTOSC 8 MHz source and postscaler derived frequencies.

4: TOST is the Oscillator Start-up Timer (parameter 32). t_{rc} is the PLL Lock-out Timer (parameter F12); it is also designated as TPLL.

5: Execution continues during TIOBST (parameter 39), the INTOSC stabilization period.

4.0 RESET

The PIC18F2682/2685/4682/4685 devices differentiate between various kinds of Reset:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during power-managed modes
- d) Watchdog Timer (WDT) Reset during execution
- e) Programmable Brown-out Reset (BOR)
- f) RESET Instruction
- g) Stack Full Reset
- h) Stack Underflow Reset


This section discusses Resets generated by MCLR, POR and BOR and covers the operation of the various start-up timers. Stack Reset events are covered in Section 5.1.2.4 "Stack Full and Underflow Resets". WDT Resets are covered in Section 24.2 "Watchdog Timer (WDT)". A simplified block diagram of the on-chip Reset circuit is shown in Figure 4-1.

4.1 RCON Register

Device Reset events are tracked through the RCON register (Register 4-1). The lower five bits of the register indicate that a specific Reset event has occurred. In most cases, these bits can only be cleared by the event and must be set by the application after the event. The state of these flag bits, taken together, can be read to indicate the type of Reset that just occurred. This is described in more detail in **Section 4.6 "Reset State of Registers"**.

The RCON register also has control bits for setting interrupt priority (IPEN) and software control of the BOR (SBOREN). Interrupt priority is discussed in Section 9.0 "Interrupts". BOR is covered in Section 4.4 "Brown-out Reset (BOR)".

FIGURE 4-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



R/W-0	R/W-1 ⁽¹⁾	U-0	R/W-1	R-1	R-1	R/W-0 ⁽²⁾	R/W-0
IPEN	SBOREN	_	RI	TO	PD	POR	BOR
bit 7							bit
Legend:							
R = Reada	able bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value		'1' = Bit is se		'0' = Bit is cle		x = Bit is unkn	own
			-				-
bit 7	IPEN: Interru	ot Priority Ena	ble bit				
	1 = Enable pr	iority levels or	n interrupts				
	-	-		IC16CXXX Cor	mpatibility mod	le)	
bit 6	SBOREN: BO	OR Software E	nable bit ⁽¹⁾				
	If BOREN1:B						
	1 = BOR is er 0 = BOR is di						
	If BOREN1:B		10 or 11:				
	Bit is disabled						
bit 5	Unimplemen	ted: Read as	'0'				
bit 4	RI: RESET INS	truction Flag	bit				
				uted (set by firm			
		ET instruction It Reset occur		d causing a de	vice Reset (m	nust be set in so	ftware after
bit 3	TO: Watchdo		•				
		-	-	or SLEEP instr	uction		
	0 = A WDT ti	•					
bit 2	PD: Power-D	own Detection	r Flag bit				
			the CLRWDT in				
			SLEEP instru	ction			
bit 1	POR: Power-			/ <i>C</i>			
				(set by firmware		r-on Reset occur	(c)
bit 0	BOR: Brown-		-	set in soltware			3)
JILO				(set by firmwar	e only)		
						n-out Reset occu	urs)
Note 1:	If SBOREN is enal	oled, its Reset	state is '1'; ot	herwise, it is '0			
2:	The actual Reset v register and Section						owing this

REGISTER 4-1: RCON: RESET CONTROL REGISTER

2: Brown-out Reset is said to have occurred when BOR is '0' and POR is '1' (assuming that POR was set to '1' by software immediately after a Power-on Reset).

4.2 Master Clear Reset (MCLR)

The MCLR pin provides a method for triggering an external Reset of the device. A Reset is generated by holding the pin low. These devices have a noise filter in the MCLR Reset path which detects and ignores small pulses.

The MCLR pin is not driven low by any internal Resets, including the WDT.

In PIC18F2682/2685/4682/4685 devices, the MCLR input can be disabled with the MCLRE Configuration bit. When MCLR is disabled, the pin becomes a digital input. See **Section 10.5 "PORTE, TRISE and LATE Registers"** for more information.


4.3 **Power-on Reset (POR)**


A Power-on Reset pulse is generated on-chip whenever VDD rises above a certain threshold. This allows the device to start in the initialized state when VDD is adequate for operation.

To take advantage of the POR circuitry, tie the $\overline{\text{MCLR}}$ pin through a resistor (1 k Ω to 10 k Ω) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay. A minimum rise rate for VDD is specified (parameter D004). For a slow rise time, see Figure 4-2.

When the device starts normal operation (i.e., exits the Reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

POR events are captured by the POR bit (RCON<1>). The state of the bit is set to '0' whenever a Power-on Reset occurs; it does not change for any other Reset event. POR is not reset to '1' by any hardware event. To capture multiple events, the user manually resets the bit to '1' in software following any Power-on Reset.





4.4 Brown-out Reset (BOR)

PIC18F2682/2685/4682/4685 devices implement a BOR circuit that provides the user with a number of configuration and power-saving options. The BOR is controlled by the BORV1:BORV0 and BOREN1:BOREN0 Configuration bits. There are a total of four BOR configurations which are summarized in Table 4-1.

The BOR threshold is set by the BORV1:BORV0 bits. If BOR is enabled (any value of BOREN1:BOREN0, except '00'), any drop of VDD below VBOR (parameter D005) for greater than TBOR (parameter 35) will reset the device. A Reset may or may not occur if VDD falls below VBOR for less than TBOR. The chip will remain in Brown-out Reset until VDD rises above VBOR.

If the Power-up Timer is enabled, it will be invoked after VDD rises above VBOR; it then will keep the chip in Reset for an additional time delay, TPWRT (parameter 33). If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above VBOR, the Power-up Timer will execute the additional time delay.

BOR and the Power-on Timer (PWRT) are independently configured. Enabling Brown-out Reset does not automatically enable the PWRT.

4.4.1 SOFTWARE ENABLED BOR

When BOREN1:BOREN0 = 01, the BOR can be enabled or disabled by the user in software. This is done with the control bit, SBOREN (RCON<6>). Setting SBOREN enables the BOR to function as previously described. Clearing SBOREN disables the BOR entirely. The SBOREN bit operates only in this mode; otherwise it is read as '0'. Placing the BOR under software control gives the user the additional flexibility of tailoring the application to its environment without having to reprogram the device to change BOR configuration. It also allows the user to tailor device power consumption in software by eliminating the incremental current that the BOR consumes. While the BOR current is typically very small, it may have some impact in low-power applications.

Note:	Even when BOR is under software control,
	the Brown-out Reset voltage level is still
	set by the BORV1:BORV0 Configuration
	bits. It cannot be changed in software.

4.4.2 DETECTING BOR

When BOR is enabled, the BOR bit always resets to '0' on any Brown-out Reset or Power-on Reset event. This makes it difficult to determine if a Brown-out Reset event has occurred just by reading the state of BOR alone. A more reliable method is to simultaneously check the state of both POR and BOR. This assumes that the POR bit is reset to '1' in software immediately after any Power-on Reset event. IF BOR is '0' while POR is '1', it can be reliably assumed that a Brown-out Reset event has occurred.

4.4.3 DISABLING BOR IN SLEEP MODE

When BOREN1:BOREN0 = 10, the BOR remains under hardware control and operates as previously described. Whenever the device enters Sleep mode, however, the BOR is automatically disabled. When the device returns to any other operating mode, BOR is automatically re-enabled.

This mode allows for applications to recover from brown-out situations, while actively executing code, when the device requires BOR protection the most. At the same time, it saves additional power in Sleep mode by eliminating the small incremental BOR current.

BOR Con	BOR ConfigurationStatus of SBORENBOREN1BOREN0(RCON<6>)		
BOREN1			BOR Operation
0	0	Unavailable	BOR disabled; must be enabled by reprogramming the Configuration bits.
0	1	Available	BOR enabled in software; operation controlled by SBOREN.
1	0	Unavailable	BOR enabled in hardware in Run and Idle modes, disabled during Sleep mode.
1	1	Unavailable	BOR enabled in hardware; must be disabled by reprogramming the Configuration bits.

TABLE 4-1:BOR CONFIGURATIONS

4.5 Device Reset Timers

PIC18F2682/2685/4682/4685 devices incorporate three separate on-chip timers that help regulate the Power-on Reset process. Their main function is to ensure that the device clock is stable before code is executed. These timers are:

- Power-up Timer (PWRT)
- Oscillator Start-up Timer (OST)
- PLL Lock Time-out

4.5.1 POWER-UP TIMER (PWRT)

The Power-up Timer (PWRT) of PIC18F2682/2685/ 4682/4685 devices is an 11-bit counter which uses the INTRC source as the clock input. This yields an approximate time interval of 2048 x 32 μ s = 65.6 ms. While the PWRT is counting, the device is held in Reset.

The power-up time delay depends on the INTRC clock and will vary from chip-to-chip due to temperature and process variation. See DC parameter 33 for details.

The PWRT is enabled by clearing the PWRTEN Configuration bit.

4.5.2 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over (parameter 33). This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP, HS and HSPLL modes and only on Power-on Reset or on exit from most power-managed modes.

4.5.3 PLL LOCK TIME-OUT

With the PLL enabled in its PLL mode, the time-out sequence following a Power-on Reset is slightly different from other oscillator modes. A separate timer is used to provide a fixed time-out that is sufficient for the PLL to lock to the main oscillator frequency. This PLL lock time-out (TPLL) is typically 2 ms and follows the oscillator start-up time-out.

4.5.4 TIME-OUT SEQUENCE

On power-up, the time-out sequence is as follows:

- 1. After the POR pulse has cleared, PWRT time-out is invoked (if enabled).
- 2. Then, the OST is activated.

The total time-out will vary based on oscillator configuration and the status of the PWRT. Figure 4-3, Figure 4-4, Figure 4-5, Figure 4-6 and Figure 4-7 all depict time-out sequences on power-up, with the Power-up Timer enabled and the device operating in HS Oscillator mode. Figures 4-3 through 4-6 also apply to devices operating in XT or LP modes. For devices in RC mode and with the PWRT disabled, on the other hand, there will be no time-out at all.

Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, all time-outs will expire. Bringing MCLR high will begin execution immediately (Figure 4-5). This is useful for testing purposes or to synchronize more than one PIC18FXXXX device operating in parallel.

Oscillator	Power-up ⁽²⁾ an	Exit From		
Configuration	PWRTEN = 0	PWRTEN = 1	Power-Managed Mode	
HSPLL	66 ms ⁽¹⁾ + 1024 Tosc + 2 ms ⁽²⁾	1024 Tosc + 2 ms ⁽²⁾	1024 Tosc + 2 ms ⁽²⁾	
HS, XT, LP	66 ms ⁽¹⁾ + 1024 Tosc	1024 Tosc	1024 Tosc	
EC, ECIO	66 ms ⁽¹⁾	—	—	
RC, RCIO	66 ms ⁽¹⁾	—	—	
INTIO1, INTIO2	66 ms ⁽¹⁾	_	—	

TABLE 4-2: TIME-OUT IN VARIOUS SITUATIONS

Note 1: 66 ms (65.5 ms) is the nominal Power-up Timer (PWRT) delay.

2: 2 ms is the nominal time required for the PLL to lock.




FIGURE 4-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1





FIGURE 4-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2







FIGURE 4-7: TIME-OUT SEQUENCE ON POR w/PLL ENABLED (MCLR TIED TO VDD)



4.6 Reset State of Registers

Most registers are unaffected by a Reset. Their status is unknown on POR and unchanged by all other Resets. The other registers are forced to a "Reset state" depending on the type of Reset that occurred.

Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register, \overline{RI} , \overline{TO} ,

PD, POR and BOR, are set or cleared differently in different Reset situations, as indicated in Table 4-3. These bits are used in software to determine the nature of the Reset.

Table 4-4 describes the Reset states for all of the Special Function Registers. These are categorized by Power-on and Brown-out Resets, Master Clear and WDT Resets and WDT wake-ups.

TABLE 4-3:STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION FOR
RCON REGISTER

	Durante			STKPTR Register					
Condition	Program Counter	SBOREN	RI	DN Reg	PD	POR	BOR	STKFUL	STKUNF
Power-on Reset	0000h	1	1	1	1	0	0	0	0
RESET instruction	0000h	u (2)	0	u	u	u	u	u	u
Brown-out Reset	0000h	u (2)	1	1	1	u	0	u	u
MCLR during power-managed Run modes	0000h	u (2)	u	1	u	u	u	u	u
MCLR during power-managed Idle modes and Sleep mode	0000h	u (2)	u	1	0	u	u	u	u
WDT time-out during full power or power-managed Run modes	0000h	u (2)	u	0	u	u	u	u	u
MCLR during full power execution	0000h	u (2)	u	u	u	u	u	u	u
Stack Full Reset (STVREN = 1)	0000h	u (2)	u	u	u	u	u	1	u
Stack Underflow Reset (STVREN = 1)	0000h	u (2)	u	u	u	u	u	u	1
Stack Underflow Error (not an actual Reset, STVREN = 0)	0000h	u (2)	u	u	u	u	u	u	1
WDT time-out during power-managed Idle or Sleep modes	PC + 2	u (2)	u	0	0	u	u	u	u
Interrupt exit from power-managed modes	PC + 2 ⁽¹⁾	u (2)	u	u	0	u	u	u	u

Legend: u = unchanged

Note 1: When the wake-up is due to an interrupt and the GIEH or GIEL bit is set, the PC is loaded with the interrupt vector (008h or 0018h).

2: Reset state is '1' for POR and unchanged for all other Resets when software BOR is enabled (BOREN1:BOREN0 Configuration bits = 01 and SBOREN = 1); otherwise, the Reset state is '0'.

IADLE 4-4:		INITIALIZATION CONDITIONS FOR ALL REGISTERS											
Register Applicable			e Devi	ces	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt						
TOSU	2682	2685	4682	4685	0 0000	0 0000	0 uuuu (3)						
TOSH	2682	2685	4682	4685	0000 0000	0000 0000	uuuu uuuu ⁽³⁾						
TOSL	2682	2685	4682	4685	0000 0000	0000 0000	uuuu uuuu (3)						
STKPTR	2682	2685	4682	4685	00-0 0000	uu-0 0000	uu-u uuuu (3)						
PCLATU	2682	2685	4682	4685	0 0000	0 0000	u uuuu						
PCLATH	2682	2685	4682	4685	0000 0000	0000 0000	սսսս սսսս						
PCL	2682	2685	4682	4685	0000 0000	0000 0000	PC + 2 ⁽²⁾						
TBLPTRU	2682	2685	4682	4685	00 0000	00 0000	uu uuuu						
TBLPTRH	2682	2685	4682	4685	0000 0000	0000 0000	սսսս սսսս						
TBLPTRL	2682	2685	4682	4685	0000 0000	0000 0000	uuuu uuuu						
TABLAT	2682	2685	4682	4685	0000 0000	0000 0000	uuuu uuuu						
PRODH	2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	սսսս սսսս						
PRODL	2682	2685	4682	4685	XXXX XXXX	uuuu uuuu	uuuu uuuu						
INTCON	2682	2685	4682	4685	0000 000x	0000 000u	uuuu uuuu (1)						
INTCON2	2682	2685	4682	4685	1111 -1-1	1111 -1-1	uuuu -u-u (1)						
INTCON3	2682	2685	4682	4685	11-0 0-00	11-0 0-00	uu-u u-uu (1)						
INDF0	2682	2685	4682	4685	N/A	N/A	N/A						
POSTINC0	2682	2685	4682	4685	N/A	N/A	N/A						
POSTDEC0	2682	2685	4682	4685	N/A	N/A	N/A						
PREINC0	2682	2685	4682	4685	N/A	N/A	N/A						
PLUSW0	2682	2685	4682	4685	N/A	N/A	N/A						
FSR0H	2682	2685	4682	4685	0000	0000	uuuu						
FSR0L	2682	2685	4682	4685	XXXX XXXX	uuuu uuuu	սսսս սսսս						
WREG	2682	2685	4682	4685	XXXX XXXX	uuuu uuuu	սսսս սսսս						
INDF1	2682	2685	4682	4685	N/A	N/A	N/A						
POSTINC1	2682	2685	4682	4685	N/A	N/A	N/A						
POSTDEC1	2682	2685	4682	4685	N/A	N/A	N/A						
PREINC1	2682	2685	4682	4685	N/A	N/A	N/A						
PLUSW1	2682	2685	4682	4685	N/A	N/A	N/A						
FSR1H	2682	2685	4682	4685	0000	0000	uuuu						
FSR1L	2682	2685	4682	4685	XXXX XXXX	սսսս սսսս	ບບບບ ບບບບ						

 TABLE 4-4:
 INITIALIZATION CONDITIONS FOR ALL REGISTERS

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

- **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 4: See Table 4-3 for Reset value for specific condition.
- **5:** Bits 6 and 7 of PORTA, LATA and TRISA are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.
- 6: This register reads all '0's until the ECAN™ technology is set up in Mode 1 or Mode 2.

INIT	INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)											
Register Applicable I		e Devi	ces	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt						
2682	2685	4682	4685	0000	0000	uuuu						
2682	2685	4682	4685	N/A	N/A	N/A						
2682	2685	4682	4685	N/A	N/A	N/A						
2682	2685	4682	4685	N/A	N/A	N/A						
2682	2685	4682	4685	N/A	N/A	N/A						
2682	2685	4682	4685	N/A	N/A	N/A						
2682	2685	4682	4685	0000	0000	uuuu						
2682	2685	4682	4685	XXXX XXXX	uuuu uuuu	นนนน นนนน						
2682	2685	4682	4685	x xxxx	u uuuu	u uuuu						
2682	2685	4682	4685	0000 0000	0000 0000	սսսս սսսս						
2682	2685	4682	4685	XXXX XXXX	uuuu uuuu	นนนน นนนน						
2682	2685	4682	4685	1111 1111	1111 1111	uuuu uuuu						
2682	2685	4682	4685	0100 q000	0100 00q0	uuuu uuqu						
2682	2685	4682	4685	0-00 0101	0-00 0101	0-uu uuuu						
2682	2685	4682	4685	0	0	u						
2682	2685	4682	4685	0q-1 11q0	0q-q qquu	uq-u qquu						
2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	นนนน นนนน						
2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	นนนน นนนน						
2682	2685	4682	4685	0000 0000	u0uu uuuu	นนนน นนนน						
2682	2685	4682	4685	0000 0000	0000 0000	นนนน นนนน						
2682	2685	4682	4685	1111 1111	1111 1111	1111 1111						
2682	2685	4682	4685	-000 0000	-000 0000	-uuu uuuu						
2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	นนนน นนนน						
2682	2685	4682	4685	0000 0000	0000 0000	นนนน นนนน						
2682	2685	4682	4685	0000 0000	0000 0000	นนนน นนนน						
2682	2685	4682	4685	0000 0000	0000 0000	սսսս սսսս						
2682	2685	4682	4685	0000 0000	0000 0000	นนนน นนนน						
2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	սսսս սսսս						
2682	2685	4682	4685	XXXX XXXX	սսսս սսսս	սսսս սսսս						
2682	2685	4682	4685	00 0000	00 0000	uu uuuu						
2682	2685	4682	4685	00 0qqq	00 0qqq	uu uuuu						
	App 2682 <	Applicabl 2682 2685 2682 26	Applicable Devi26822685468226822685	Applicable Devices2682268546824685268226854682	Applicable Devices Power-on Reset, Brown-out Reset 2682 2685 4682 4685 N/A 2682 2685 4682 4685 N/A <td< td=""><td>Applicable Devices Power-on Reset, Brown-out Reset MCLR Resets, WDT Reset, RESET Instruction, Stack Resets 2682 2685 4682 4685 0000 0000 2682 2685 4682 4685 N/A N/A 2682 2685 4682 4685 0000 0000 2682 2685 4682 4685 uuu uuu 2682 2685 4682 4685 u uuu 2682 2685 4682 4685 u uuu 2682 2685 4682 4685 u uuuu 2682 2685 46</td></td<>	Applicable Devices Power-on Reset, Brown-out Reset MCLR Resets, WDT Reset, RESET Instruction, Stack Resets 2682 2685 4682 4685 0000 0000 2682 2685 4682 4685 N/A N/A 2682 2685 4682 4685 0000 0000 2682 2685 4682 4685 uuu uuu 2682 2685 4682 4685 u uuu 2682 2685 4682 4685 u uuu 2682 2685 4682 4685 u uuuu 2682 2685 46						

TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 4-3 for Reset value for specific condition.

5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

Register	Арр	olicabl			Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt
ADCON2	2682	2685	4682	4685	0-00 0000	0-00 0000	u-uu uuuu
CCPR1H	2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	นนนน นนนน
CCPR1L	2682	2685	4682	4685	XXXX XXXX	սսսս սսսս	นนนน นนนน
CCP1CON	2682	2685	4682	4685	00 0000	00 0000	uu uuuu
ECCPR1H	2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	นนนน นนนน
ECCPR1L	2682	2685	4682	4685	XXXX XXXX	ບບບບ ບບບບ	นนนน นนนน
ECCP1CON	2682	2685	4682	4685	0000 0000	0000 0000	นนนน นนนน
BAUDCON	2682	2685	4682	4685	01-0 0-00	01-0 0-00	uu uuuu
ECCP1DEL	2682	2685	4682	4685	0000 0000	0000 0000	นนนน นนนน
ECCP1AS	2682	2685	4682	4685	0000 0000	0000 0000	นนนน นนนน
CVRCON	2682	2685	4682	4685	0000 0000	0000 0000	นนนน นนนน
CMCON	2682	2685	4682	4685	0000 0000	0000 0000	นนนน นนนน
TMR3H	2682	2685	4682	4685	XXXX XXXX	սսսս սսսս	սսսս սսսս
TMR3L	2682	2685	4682	4685	XXXX XXXX	սսսս սսսս	սսսս սսսս
T3CON	2682	2685	4682	4685	0000 0000	սսսս սսսս	սսսս սսսս
SPBRGH	2682	2685	4682	4685	0000 0000	0000 0000	սսսս սսսս
SPBRG	2682	2685	4682	4685	0000 0000	0000 0000	սսսս սսսս
RCREG	2682	2685	4682	4685	0000 0000	0000 0000	սսսս սսսս
TXREG	2682	2685	4682	4685	0000 0000	0000 0000	սսսս սսսս
TXSTA	2682	2685	4682	4685	0000 0010	0000 0010	սսսս սսսս
RCSTA	2682	2685	4682	4685	0000 000x	0000 000x	นนนน นนนน
EEADRH	2682	2685	4682	4685	00	00	uu
EEADR	2682	2685	4682	4685	0000 0000	0000 0000	นนนน นนนน
EEDATA	2682	2685	4682	4685	0000 0000	0000 0000	นนนน นนนน
EECON2	2682	2685	4682	4685	0000 0000	0000 0000	0000 0000
EECON1	2682	2685	4682	4685	xx-0 x000	uu-0 u000	uu-0 u000
IPR3	2682	2685	4682	4685	1111 1111	1111 1111	นนนน นนนน
PIR3	2682	2685	4682	4685	0000 0000	0000 0000	սսսս սսսս
PIE3	2682	2685	4682	4685	0000 0000	0000 0000	սսսս սսսս
IPR2	2682	2685	4682	4685	11-1 1111	11-1 1111	uu-u uuuu
	2682	2685	4682	4685	11 111-	11 111-	uu uuu-

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 4-3 for Reset value for specific condition.

5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

TABLE 4-4:	INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)											
Register	Ар	olicabl	e Devi	ces	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt					
PIR2	2682	2685	4682	4685	00-0 0000	00-0 0000	uu-u uuuu (1)					
	2682	2685	4682	4685	00 000-	00 000-	uu uuu- (1)					
PIE2	2682	2685	4682	4685	00-0 0000	00-0 0000	uu-u uuuu					
	2682	2685	4682	4685	00 000-	00 000-	uu uuu-					
IPR1	2682	2685	4682	4685	1111 1111	1111 1111	uuuu uuuu					
	2682	2685	4682	4685	-111 1111	-111 1111	-uuu uuuu					
PIR1	2682	2685	4682	4685	0000 0000	0000 0000	uuuu uuuu (1)					
	2682	2685	4682	4685	-000 0000	-000 0000	-uuu uuuu					
PIE1	2682	2685	4682	4685	0000 0000	0000 0000	սսսս սսսս					
	2682	2685	4682	4685	-000 0000	-000 0000	-uuu uuuu					
OSCTUNE	2682	2685	4682	4685	0q-0 0000	0q-0 0000	uu-u uuuu					
TRISE	2682	2685	4682	4685	0000 -111	0000 -111	uuuu -uuu					
TRISD	2682	2685	4682	4685	1111 1111	1111 1111	սսսս սսսս					
TRISC	2682	2685	4682	4685	1111 1111	1111 1111	սսսս սսսս					
TRISB	2682	2685	4682	4685	1111 1111	1111 1111	սսսս սսսս					
TRISA ⁽⁵⁾	2682	2685	4682	4685	1111 1111 (5)	1111 1111 (5)	uuuu uuuu ⁽⁵⁾					
LATE	2682	2685	4682	4685	xxx	uuu	uuu					
LATD	2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	սսսս սսսս					
LATC	2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	սսսս սսսս					
LATB	2682	2685	4682	4685	XXXX XXXX	սսսս սսսս	սսսս սսսս					
LATA ⁽⁵⁾	2682	2685	4682	4685	xxxx xxxx (5)	uuuu uuuu ⁽⁵⁾	uuuu uuuu ⁽⁵⁾					
PORTE	2682	2685	4682	4685	x000	x000	uuuu					
PORTD	2682	2685	4682	4685	XXXX XXXX	սսսս սսսս	սսսս սսսս					
PORTC	2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	սսսս սսսս					
PORTB	2682	2685	4682	4685	XXXX XXXX	սսսս սսսս	սսսս սսսս					
PORTA ⁽⁵⁾	2682	2685	4682	4685	xx0x 0000 (5)	uu0u 0000 (5)	uuuu uuuu (5)					
ECANCON	2682	2685	4682	4685	0001 0000	0001 0000	սսսս սսսս					
TXERRCNT	2682	2685	4682	4685	0000 0000	0000 0000	սսսս սսսս					
RXERRCNT	2682	2685	4682	4685	0000 0000	0000 0000	սսսս սսսս					
COMSTAT	2682	2685	4682	4685	0000 0000	0000 0000	սսսս սսսս					
CIOCON	2682	2685	4682	4685	00		uu					

TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 4-3 for Reset value for specific condition.

5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

IABLE 4-4:										
Register	Арј	olicabl	e Devi	ces	Power-on Reset, Brown-out Reset	WDT RESET In:	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets		via WDT errupt	
BRGCON3	2682	2685	4682	4685	00000	00	-000	uu	-uuu	
BRGCON2	2682	2685	4682	4685	0000 0000	0000	0000	uuuu	uuuu	
BRGCON1	2682	2685	4682	4685	0000 0000	0000	0000	uuuu	uuuu	
CANCON	2682	2685	4682	4685	1000 000-	1000	000-	uuuu	uuu-	
CANSTAT	2682	2685	4682	4685	100- 000-	100-	000-	uuu-	uuu-	
RXB0D7	2682	2685	4682	4685	XXXX XXXX	uuuu	uuuu	uuuu	uuuu	
RXB0D6	2682	2685	4682	4685	XXXX XXXX	սսսս	uuuu	uuuu	uuuu	
RXB0D5	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	սսսս	uuuu	
RXB0D4	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	սսսս	นนนน	
RXB0D3	2682	2685	4682	4685	XXXX XXXX	սսսս	uuuu	սսսս	uuuu	
RXB0D2	2682	2685	4682	4685	XXXX XXXX	սսսս	uuuu	uuuu	uuuu	
RXB0D1	2682	2685	4682	4685	XXXX XXXX	սսսս	uuuu	սսսս	นนนน	
RXB0D0	2682	2685	4682	4685	XXXX XXXX	սսսս	uuuu	uuuu	uuuu	
RXB0DLC	2682	2685	4682	4685	-xxx xxxx	-uuu	uuuu	-uuu	uuuu	
RXB0EIDL	2682	2685	4682	4685	XXXX XXXX	uuuu	uuuu	uuuu	uuuu	
RXB0EIDH	2682	2685	4682	4685	XXXX XXXX	սսսս	uuuu	uuuu	uuuu	
RXB0SIDL	2682	2685	4682	4685	XXXX X-XX	սսսս	u-uu	սսսս	u-uu	
RXB0SIDH	2682	2685	4682	4685	XXXX XXXX	uuuu	uuuu	uuuu	uuuu	
RXB0CON	2682	2685	4682	4685	000- 0000	000-	0000	uuu-	uuuu	
RXB1D7	2682	2685	4682	4685	XXXX XXXX	սսսս	uuuu	սսսս	uuuu	
RXB1D6	2682	2685	4682	4685	XXXX XXXX	uuuu	uuuu	uuuu	uuuu	
RXB1D5	2682	2685	4682	4685	XXXX XXXX	սսսս	uuuu	uuuu	uuuu	
RXB1D4	2682	2685	4682	4685	XXXX XXXX	սսսս	uuuu	սսսս	uuuu	
RXB1D3	2682	2685	4682	4685	XXXX XXXX	սսսս	uuuu	սսսս	นนนน	
RXB1D2	2682	2685	4682	4685	XXXX XXXX	սսսս	uuuu	սսսս	นนนน	
RXB1D1	2682	2685	4682	4685	XXXX XXXX	นนนน	นนนน	սսսս	นนนน	
RXB1D0	2682	2685	4682	4685	XXXX XXXX	սսսս	uuuu	uuuu	uuuu	
RXB1DLC	2682	2685	4682	4685	-xxx xxxx	-uuu	uuuu	-uuu	นนนน	
RXB1EIDL	2682	2685	4682	4685	****	սսսս	uuuu	uuuu	uuuu	
RXB1EIDH	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	սսսս	นนนน	
RXB1SIDL	2682	2685	4682	4685	хххх х-хх	սսսս	u-uu	սսսս	u-uu	

TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 4-3 for Reset value for specific condition.

5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

TABLE 4-4:	INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)											
Register Applicabl		e Devi	ces	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt						
RXB1SIDH	2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	นนนน นนนน					
RXB1CON	2682	2685	4682	4685	000- 0000	000- 0000	uuu- uuuu					
TXB0D7	2682	2685	4682	4685	XXXX XXXX	սսսս սսսս	սսսս սսսս					
TXB0D6	2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	นนนน นนนน					
TXB0D5	2682	2685	4682	4685	XXXX XXXX	uuuu uuuu	սսսս սսսս					
TXB0D4	2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	սսսս սսսս					
TXB0D3	2682	2685	4682	4685	XXXX XXXX	uuuu uuuu	uuuu uuuu					
TXB0D2	2682	2685	4682	4685	XXXX XXXX	սսսս սսսս	սսսս սսսս					
TXB0D1	2682	2685	4682	4685	XXXX XXXX	uuuu uuuu	uuuu uuuu					
TXB0D0	2682	2685	4682	4685	XXXX XXXX	սսսս սսսս	սսսս սսսս					
TXB0DLC	2682	2685	4682	4685	-x xxxx	-u uuuu	-u uuuu					
TXB0EIDL	2682	2685	4682	4685	XXXX XXXX	uuuu uuuu	uuuu uuuu					
TXB0EIDH	2682	2685	4682	4685	XXXX XXXX	սսսս սսսս	սսսս սսսս					
TXB0SIDL	2682	2685	4682	4685	XXX- X-XX	uuu- u-uu	uuu- u-uu					
TXB0SIDH	2682	2685	4682	4685	XXXX XXXX	սսսս սսսս	սսսս սսսս					
TXB0CON	2682	2685	4682	4685	0000 0-00	0000 0-00	uuuu u-uu					
TXB1D7	2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	นนนน นนนน					
TXB1D6	2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	นนนน นนนน					
TXB1D5	2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	นนนน นนนน					
TXB1D4	2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	นนนน นนนน					
TXB1D3	2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	นนนน นนนน					
TXB1D2	2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	นนนน นนนน					
TXB1D1	2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	սսսս սսսս					
TXB1D0	2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	นนนน นนนน					
TXB1DLC	2682	2685	4682	4685	-x xxxx	-u uuuu	-u uuuu					
TXB1EIDL	2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	นนนน นนนน					
TXB1EIDH	2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	นนนน นนนน					
TXB1SIDL	2682	2685	4682	4685	XXX- X-XX	uuu- u-uu	uuu- uu-u					
TXB1SIDH	2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	นนนน นนนน					
TXB1CON	2682	2685	4682	4685	0000 0-00	0000 0-00	uuuu u-uu					
TXB2D7	2682	2685	4682	4685	XXXX XXXX	uuuu uuuu	0uuu uuuu					

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 4-3 for Reset value for specific condition.

5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

IABLE 4-4:										
Register A _l		olicabl	e Devi	ces	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets		Wake-up via WDT or Interrupt		
TXB2D6	2682	2685	4682	4685	XXXX XXXX	սսսս	uuuu	0uuu	uuuu	
TXB2D5	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	0uuu	uuuu	
TXB2D4	2682	2685	4682	4685	XXXX XXXX	սսսս	uuuu	0uuu	uuuu	
TXB2D3	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	0uuu	uuuu	
TXB2D2	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	0uuu	uuuu	
TXB2D1	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	0uuu	uuuu	
TXB2D0	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	0uuu	นนนน	
TXB2DLC	2682	2685	4682	4685	-x xxxx	-u	uuuu	-u	uuuu	
TXB2EIDL	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	սսսս	uuuu	
TXB2EIDH	2682	2685	4682	4685	XXXX XXXX	uuuu	uuuu	uuuu	uuuu	
TXB2SIDL	2682	2685	4682	4685	XXXX X-XX	սսսս	u-uu	սսսս	u-uu	
TXB2SIDH	2682	2685	4682	4685	XXX- X-XX	uuu-	u-uu	uuu-	u-uu	
TXB2CON	2682	2685	4682	4685	0000 0-00	0000	0-00	սսսս	u-uu	
RXM1EIDL	2682	2685	4682	4685	XXXX XXXX	uuuu	uuuu	սսսս	uuuu	
RXM1EIDH	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	սսսս	uuuu	
RXM1SIDL	2682	2685	4682	4685	XXX- X-XX	uuu-	u-uu	uuu-	u-uu	
RXM1SIDH	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	սսսս	uuuu	
RXM0EIDL	2682	2685	4682	4685	XXXX XXXX	uuuu	uuuu	uuuu	uuuu	
RXM0EIDH	2682	2685	4682	4685	XXXX XXXX	սսսս	uuuu	սսսս	uuuu	
RXM0SIDL	2682	2685	4682	4685	XXX- X-XX	uuu-	u-uu	uuu-	u-uu	
RXM0SIDH	2682	2685	4682	4685	XXXX XXXX	սսսս	uuuu	սսսս	uuuu	
RXF5EIDL	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	սսսս	uuuu	
RXF5EIDH	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	սսսս	uuuu	
RXF5SIDL	2682	2685	4682	4685	ххх- х-хх	uuu-	u-uu	uuu-	u-uu	
RXF5SIDH	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	սսսս	uuuu	
RXF4EIDL	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	սսսս	uuuu	
RXF4EIDH	2682	2685	4682	4685	XXXX XXXX	սսսս	uuuu	սսսս	uuuu	
RXF4SIDL	2682	2685	4682	4685	ххх- х-хх	uuu-	u-uu	uuu-	u-uu	
RXF4SIDH	2682	2685	4682	4685	XXXX XXXX	սսսս	uuuu	นนนน	uuuu	
RXF3EIDL	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	սսսս	uuuu	
RXF3EIDH	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	սսսս	นนนน	

TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 4-3 for Reset value for specific condition.

5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

TABLE 4-4:	INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)								
Register	Арј	olicabl	e Devi	ces	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt		
RXF3SIDL	2682	2685	4682	4685	XXX- X-XX	uuu- u-uu	uuu- u-uu		
RXF3SIDH	2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	นนนน นนนน		
RXF2EIDL	2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	นนนน นนนน		
RXF2EIDH	2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	นนนน นนนน		
RXF2SIDL	2682	2685	4682	4685	XXX- X-XX	uuu- u-uu	uuu- u-uu		
RXF2SIDH	2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	นนนน นนนน		
RXF1EIDL	2682	2685	4682	4685	XXXX XXXX	uuuu uuuu	uuuu uuuu		
RXF1EIDH	2682	2685	4682	4685	XXXX XXXX	uuuu uuuu	uuuu uuuu		
RXF1SIDL	2682	2685	4682	4685	XXX- X-XX	uuu- u-uu	uuu- u-uu		
RXF1SIDH	2682	2685	4682	4685	XXXX XXXX	սսսս սսսս	սսսս սսսս		
RXF0EIDL	2682	2685	4682	4685	XXXX XXXX	սսսս սսսս	սսսս սսսս		
RXF0EIDH	2682	2685	4682	4685	XXXX XXXX	սսսս սսսս	սսսս սսսս		
RXF0SIDL	2682	2685	4682	4685	XXX- X-XX	uuu- u-uu	uuu- u-uu		
RXF0SIDH	2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	นนนน นนนน		
B5D7 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	นนนน นนนน		
B5D6 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	นนนน นนนน		
B5D5 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	นนนน นนนน		
B5D4 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	นนนน นนนน		
B5D3 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	นนนน นนนน		
B5D2 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	นนนน นนนน		
B5D1 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	นนนน นนนน		
B5D0 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	นนนน นนนน		
B5DLC ⁽⁶⁾	2682	2685	4682	4685	-xxx xxxx	-uuu uuuu	-uuu uuuu		
B5EIDL ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	นนนน นนนน		
B5EIDH ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	นนนน นนนน		
B5SIDL ⁽⁶⁾	2682	2685	4682	4685	XXXX X-XX	uuuu u-uu	นนนน น-นน		
B5SIDH ⁽⁶⁾	2682	2685	4682	4685	XXXX X-XX	uuuu u-uu	นนนน น-นน		
B5CON ⁽⁶⁾	2682	2685	4682	4685	0000 0000	0000 0000	սսսս սսսս		
B4D7 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	นนนน นนนน		
B4D6 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	นนนน นนนน		
B4D5 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	นนนน นนนน	นนนน นนนน		

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 4-3 for Reset value for specific condition.

5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

IABLE 4-4:			ALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)									
Register	Арј	olicabl	e Devi	ces	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets		Wake-up via WDT or Interrupt				
B4D4 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	นนนน	นนนน	นนนน	นนนน			
B4D3 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	սսսս	uuuu			
B4D2 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	uuuu	uuuu	uuuu	uuuu			
B4D1 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	սսսս	uuuu	սսսս	uuuu			
B4D0 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	սսսս	นนนน			
B4DLC ⁽⁶⁾	2682	2685	4682	4685	-xxx xxxx	-uuu	uuuu	-uuu	uuuu			
B4EIDL ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	սսսս	uuuu	սսսս	uuuu			
B4EIDH ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	սսսս	uuuu	սսսս	uuuu			
B4SIDL ⁽⁶⁾	2682	2685	4682	4685	XXXX X-XX	սսսս	u-uu	սսսս	u-uu			
B4SIDH ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	uuuu	uuuu	uuuu	uuuu			
B4CON ⁽⁶⁾	2682	2685	4682	4685	0000 0000	0000	0000	uuuu	uuuu			
B3D7 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	սսսս	uuuu			
B3D6 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	սսսս	uuuu			
B3D5 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	սսսս	uuuu			
B3D4 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	սսսս	นนนน			
B3D3 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	սսսս	uuuu			
B3D2 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	uuuu	uuuu	uuuu	uuuu			
B3D1 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	սսսս	uuuu			
B3D0 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	սսսս	uuuu			
B3DLC ⁽⁶⁾	2682	2685	4682	4685	-xxx xxxx	-uuu	uuuu	-uuu	uuuu			
B3EIDL ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	uuuu	uuuu	uuuu	uuuu			
B3EIDH ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	սսսս	uuuu	uuuu	uuuu			
B3SIDL ⁽⁶⁾	2682	2685	4682	4685	XXXX X-XX	սսսս	u-uu	uuuu	u-uu			
B3SIDH ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	սսսս	uuuu	սսսս	uuuu			
B3CON ⁽⁶⁾	2682	2685	4682	4685	0000 0000	0000	0000	uuuu	uuuu			
B2D7 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	սսսս	uuuu	սսսս	uuuu			
B2D6 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	սսսս	uuuu			
B2D5 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	սսսս	uuuu	uuuu	uuuu			
B2D4 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	սսսս	uuuu	սսսս	uuuu			
B2D3 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	սսսս	uuuu			
B2D2 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	սսսս	uuuu			

TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 4-3 for Reset value for specific condition.

5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

TABLE 4-4:	INITIALIZATION CONDITIONS FOR ALL REGISTERS	(CONTINUED)	
	INTIALIZATION CONDITIONO I ON ALL NEOLOTENO		

IABLE 4-4:	INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)										
Register	Арј	olicabl	e Devi	ces	Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets		Wake-up via WDT or Interrupt			
B2D1 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	սսսս	นนนน		
B2D0 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	uuuu	uuuu	uuuu	uuuu		
B2DLC ⁽⁶⁾	2682	2685	4682	4685	-xxx xxxx	-uuu	uuuu	-uuu	uuuu		
B2EIDL ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	սսսս	uuuu		
B2EIDH ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	սսսս	uuuu		
B2SIDL ⁽⁶⁾	2682	2685	4682	4685	XXXX X-XX	uuuu	u-uu	սսսս	u-uu		
B2SIDH ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	սսսս	uuuu		
B2CON ⁽⁶⁾	2682	2685	4682	4685	0000 0000	0000	0000	uuuu	uuuu		
B1D7 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	սսսս	uuuu	սսսս	uuuu		
B1D6 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	uuuu	uuuu	uuuu	uuuu		
B1D5 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	uuuu	uuuu	սսսս	uuuu		
B1D4 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	սսսս	uuuu		
B1D3 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	uuuu	uuuu	uuuu	uuuu		
B1D2 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	uuuu	uuuu	uuuu	uuuu		
B1D1 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	սսսս	uuuu		
B1D0 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	uuuu	uuuu	uuuu	uuuu		
B1DLC ⁽⁶⁾	2682	2685	4682	4685	-xxx xxxx	-uuu	นนนน	-uuu	uuuu		
B1EIDL ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	uuuu	uuuu	uuuu	uuuu		
B1EIDH ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	սսսս	uuuu	uuuu	uuuu		
B1SIDL ⁽⁶⁾	2682	2685	4682	4685	XXXX X-XX	սսսս	u-uu	սսսս	u-uu		
B1SIDH ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	սսսս	uuuu	սսսս	uuuu		
B1CON ⁽⁶⁾	2682	2685	4682	4685	0000 0000	0000	0000	սսսս	นนนน		
B0D7 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	սսսս	uuuu		
B0D6 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	սսսս	uuuu		
B0D5 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	սսսս	uuuu		
B0D4 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	սսսս	uuuu		
B0D3 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	սսսս	uuuu	սսսս	uuuu		
B0D2 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	uuuu	uuuu	uuuu	uuuu		
B0D1 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	սսսս	uuuu	սսսս	uuuu		
B0D0 ⁽⁶⁾	2682	2685	4682	4685	XXXX XXXX	սսսս	นนนน	սսսս	uuuu		
B0DLC ⁽⁶⁾	2682	2685	4682	4685	-xxx xxxx	-uuu	นนนน	-uuu	uuuu		

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 4-3 for Reset value for specific condition.

5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

Register Applicat		olicabl	e Devi	ces	Power-on Reset, Brown-out Reset		MCLR Resets, WDT Reset, RESET Instruction, Stack Resets		Wake-up via WDT or Interrupt	
B0EIDL ⁽⁶⁾	2682	2685	4682	4685	XXXX	XXXX	սսսս	uuuu	սսսս	uuuu
B0EIDH ⁽⁶⁾	2682	2685	4682	4685	XXXX	XXXX	սսսս	นนนน	นนนน	นนนน
B0SIDL ⁽⁶⁾	2682	2685	4682	4685	XXXX	x-xx	սսսս	u-uu	սսսս	u-uu
B0SIDH ⁽⁶⁾	2682	2685	4682	4685	XXXX	XXXX	սսսս	uuuu	սսսս	uuuu
B0CON ⁽⁶⁾	2682	2685	4682	4685	0000	0000	0000	0000	սսսս	uuuu
TXBIE ⁽⁶⁾	2682	2685	4682	4685	0	00	u	uu	u	uu
BIE0 ⁽⁶⁾	2682	2685	4682	4685	0000	0000	0000	0000	นนนน	uuuu
BSEL0 ⁽⁶⁾	2682	2685	4682	4685	0000	00	0000	00	սսսս	uu
MSEL3 ⁽⁶⁾	2682	2685	4682	4685	0000	0000	0000	0000	սսսս	uuuu
MSEL2 ⁽⁶⁾	2682	2685	4682	4685	0000	0000	0000	0000	սսսս	uuuu
MSEL1 ⁽⁶⁾	2682	2685	4682	4685	0000	0101	0000	0101	սսսս	uuuu
MSEL0 ⁽⁶⁾	2682	2685	4682	4685	0101	0000	0101	0000	սսսս	uuuu
SDFLC ⁽⁶⁾	2682	2685	4682	4685	0	0000	0	0000	u	uuuu
RXFCON1 ⁽⁶⁾	2682	2685	4682	4685	0000	0000	0000	0000	นนนน	uuuu
RXFCON0 ⁽⁶⁾	2682	2685	4682	4685	0000	0000	0000	0000	սսսս	uuuu
RXFBCON7 ⁽⁶⁾	2682	2685	4682	4685	0000	0000	0000	0000	սսսս	uuuu
RXFBCON6 ⁽⁶⁾	2682	2685	4682	4685	0000	0000	0000	0000	นนนน	uuuu
RXFBCON5 ⁽⁶⁾	2682	2685	4682	4685	0000	0000	0000	0000	սսսս	uuuu
RXFBCON4 ⁽⁶⁾	2682	2685	4682	4685	0000	0000	0000	0000	սսսս	uuuu
RXFBCON3 ⁽⁶⁾	2682	2685	4682	4685	0000	0000	0000	0000	սսսս	uuuu
RXFBCON2 ⁽⁶⁾	2682	2685	4682	4685	0001	0001	0001	0001	սսսս	uuuu
RXFBCON1 ⁽⁶⁾	2682	2685	4682	4685	0001	0001	0001	0001	นนนน	uuuu
RXFBCON0 ⁽⁶⁾	2682	2685	4682	4685	0000	0000	0000	0000	นนนน	uuuu
RXF15EIDL ⁽⁶⁾	2682	2685	4682	4685	XXXX	XXXX	սսսս	uuuu	սսսս	uuuu
RXF15EIDH ⁽⁶⁾	2682	2685	4682	4685	XXXX	XXXX	սսսս	นนนน	սսսս	uuuu
RXF15SIDL ⁽⁶⁾	2682	2685	4682	4685	xxx-	x-xx	uuu-	u-uu	uuu-	u-uu
RXF15SIDH ⁽⁶⁾	2682	2685	4682	4685	XXXX	xxxx	սսսս	uuuu	սսսս	uuuu
RXF14EIDL ⁽⁶⁾	2682	2685	4682	4685	XXXX	XXXX	սսսս	uuuu	սսսս	uuuu
RXF14EIDH ⁽⁶⁾	2682	2685	4682	4685	XXXX	XXXX	սսսս	นนนน	սսսս	uuuu
RXF14SIDL ⁽⁶⁾	2682	2685	4682	4685	xxx-	x-xx	uuu-	u-uu	uuu-	u-uu
RXF14SIDH ⁽⁶⁾	2682	2685	4682	4685	XXXX	XXXX	սսսս	uuuu	սսսս	uuuu

TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 4-3 for Reset value for specific condition.

5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

Register	Арр	olicabl	e Devi	ces	Power-on Reset, Brown-out Reset		MCLR Resets, WDT Reset, RESET Instruction, Stack Resets		Wake-up via WDT or Interrupt	
RXF13EIDL ⁽⁶⁾	2682	2685	4682	4685	XXXX XXX	ΧX	นนนน	นนนน	սսսս	นนนน
RXF13EIDH ⁽⁶⁾	2682	2685	4682	4685	XXXX XXX	ΧX	սսսս	นนนน	սսսս	uuuu
RXF13SIDL ⁽⁶⁾	2682	2685	4682	4685	XXX- X-X	κx	uuu-	u-uu	uuu-	u-uu
RXF13SIDH ⁽⁶⁾	2682	2685	4682	4685	XXXX XXX	κx	սսսս	นนนน	սսսս	uuuu
RXF12EIDL ⁽⁶⁾	2682	2685	4682	4685	XXXX XXX	ΧX	սսսս	นนนน	սսսս	uuuu
RXF12EIDH ⁽⁶⁾	2682	2685	4682	4685	XXXX XXX	ΧX	սսսս	นนนน	սսսս	uuuu
RXF12SIDL ⁽⁶⁾	2682	2685	4682	4685	XXX- X-X	ΧX	uuu-	u-uu	uuu-	u-uu
RXF12SIDH ⁽⁶⁾	2682	2685	4682	4685	XXXX XXX	κx	սսսս	uuuu	սսսս	uuuu
RXF11EIDL ⁽⁶⁾	2682	2685	4682	4685	XXXX XXX	ΧX	սսսս	นนนน	սսսս	uuuu
RXF11EIDH ⁽⁶⁾	2682	2685	4682	4685	XXXX XXX	ΧX	սսսս	นนนน	սսսս	uuuu
RXF11SIDL ⁽⁶⁾	2682	2685	4682	4685	XXX- X-X	κx	uuu-	u-uu	uuu-	u-uu
RXF11SIDH ⁽⁶⁾	2682	2685	4682	4685	XXXX XXX	ΧX	սսսս	นนนน	սսսս	uuuu
RXF10EIDL ⁽⁶⁾	2682	2685	4682	4685	XXXX XXX	ΧX	սսսս	นนนน	սսսս	uuuu
RXF10EIDH ⁽⁶⁾	2682	2685	4682	4685	XXXX XXX	ΧX	սսսս	นนนน	սսսս	uuuu
RXF10SIDL ⁽⁶⁾	2682	2685	4682	4685	XXX- X-X	ΧX	uuu-	u-uu	uuu-	u-uu
RXF10SIDH ⁽⁶⁾	2682	2685	4682	4685	XXXX XXX	ΧX	սսսս	นนนน	սսսս	uuuu
RXF9EIDL ⁽⁶⁾	2682	2685	4682	4685	XXXX XXX	ΧX	սսսս	นนนน	սսսս	uuuu
RXF9EIDH ⁽⁶⁾	2682	2685	4682	4685	XXXX XXX	ΧX	սսսս	นนนน	սսսս	uuuu
RXF9SIDL ⁽⁶⁾	2682	2685	4682	4685	XXX- X-X	ΧX	uuu-	u-uu	uuu-	u-uu
RXF9SIDH ⁽⁶⁾	2682	2685	4682	4685	XXXX XXX	ΧX	սսսս	นนนน	սսսս	uuuu
RXF8EIDL ⁽⁶⁾	2682	2685	4682	4685	XXXX XXX	ΧX	นนนน	นนนน	սսսս	uuuu
RXF8EIDH ⁽⁶⁾	2682	2685	4682	4685	XXXX XXX	ΧX	นนนน	นนนน	սսսս	uuuu
RXF8SIDL ⁽⁶⁾	2682	2685	4682	4685	XXX- X-X	ΧX	uuu-	u-uu	uuu-	u-uu
RXF8SIDH ⁽⁶⁾	2682	2685	4682	4685	XXXX XXX	ΧX	นนนน	นนนน	սսսս	uuuu
RXF7EIDL ⁽⁶⁾	2682	2685	4682	4685	XXXX XXX	ΧX	นนนน	นนนน	սսսս	uuuu
RXF7EIDH ⁽⁶⁾	2682	2685	4682	4685	XXXX XXX	ΧX	սսսս	นนนน	սսսս	uuuu
RXF7SIDL ⁽⁶⁾	2682	2685	4682	4685	XXX- X-X	ΧX	uuu-	u-uu	uuu-	u-uu
RXF7SIDH ⁽⁶⁾	2682	2685	4682	4685	XXXX XXX	ΧX	นนนน	นนนน	սսսս	uuuu
RXF6EIDL ⁽⁶⁾	2682	2685	4682	4685	XXXX XXX	ΧX	นนนน	นนนน	นนนน	uuuu
RXF6EIDH ⁽⁶⁾	2682	2685	4682	4685	XXXX XXX	κx	սսսս	นนนน	սսսս	uuuu
RXF6SIDL ⁽⁶⁾	2682	2685	4682	4685	XXX- X-X	ΧX	uuu-	u-uu	uuu-	u-uu
RXF6SIDH ⁽⁶⁾	2682	2685	4682	4685	XXXX XXX	κx	uuuu	นนนน	սսսս	uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

- **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 4: See Table 4-3 for Reset value for specific condition.
- **5:** Bits 6 and 7 of PORTA, LATA and TRISA are enabled depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.
- 6: This register reads all '0's until the ECAN[™] technology is set up in Mode 1 or Mode 2.

5.0 MEMORY ORGANIZATION

There are three types of memory in PIC18 Enhanced microcontroller devices:

- Program Memory
- Data RAM
- Data EEPROM

As Harvard architecture devices, the data and program memories use separate busses; this allows for concurrent access of the two memory spaces. The data EEPROM, for practical purposes, can be regarded as a peripheral device, since it is addressed and accessed through a set of control registers.

Additional detailed information on the operation of the Flash program memory is provided in **Section 6.0 "Flash Program Memory"**. Data EEPROM is discussed separately in **Section 7.0 "Data EEPROM Memory"**.

5.1 Program Memory Organization

PIC18 microcontrollers implement a 21-bit program counter, which is capable of addressing a 2-Mbyte program memory space. Accessing a location between the upper boundary of the physically implemented memory and the 2-Mbyte address will return all '0's (a NOP instruction).

The PIC18F2682 and PIC18F4682 each have 80 Kbytes of Flash memory and can store up to 40,960 single-word instructions. The PIC18F2685 and PIC18F4685 each have 96 Kbytes of Flash memory and can store up to 49,152 single-word instructions.

PIC18 devices have two interrupt vectors. The Reset vector address is at 0000h and the interrupt vector addresses are at 0008h and 0018h.

The program memory maps for PIC18F2682/4682 and PIC18F2685/4685 devices are shown in Figure 5-1.




FIGURE 5-1: PROGRAM MEMORY MAP AND STACK FOR PIC18F2682/2685/4682/4685 DEVICES

5.1.1 PROGRAM COUNTER

The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21 bits wide and is contained in three separate 8-bit registers. The low byte, known as the PCL register, is both readable and writable. The high byte, or PCH register, contains the PC<15:8> bits; it is not directly readable or writable. Updates to the PCH register are performed through the PCLATH register. The upper byte is called PCU. This register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCH register. Updates to the PCU register are performed through the PCLATH register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCU register are performed through the PCLATU register.

The contents of PCLATH and PCLATU are transferred to the program counter by any operation that writes to the PCL. Similarly, the upper two bytes of the program counter are transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see **Section 5.1.4.1 "Computed GOTO"**).

The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the Least Significant bit of PCL is fixed to a value of '0'. The PC increments by 2 to address sequential instructions in the program memory.

The CALL, RCALL and GOTO program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.

5.1.2 RETURN ADDRESS STACK

The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC is pushed onto the stack when a CALL, or RCALL instruction is executed, or an interrupt is Acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction. PCLATU and PCLATH are not affected by any of the RETURN or CALL instructions.

The stack operates as a 31-word by 21-bit RAM and a 5-bit Stack Pointer, STKPTR. The stack space is not part of either program or data space. The Stack Pointer is readable and writable and the address on the top of the stack is readable and writable through the Top-of-Stack Special Function Registers. Data can also be pushed to, or popped from the stack, using these registers.

A CALL type instruction causes a push onto the stack. The Stack Pointer is first incremented and the location pointed to by the Stack Pointer is written with the contents of the PC (already pointing to the instruction following the CALL). A RETURN type instruction causes a pop from the stack. The contents of the location pointed to by the STKPTR are transferred to the PC and then the Stack Pointer is decremented.


The Stack Pointer is initialized to '00000' after all Resets. There is no RAM associated with the location corresponding to a Stack Pointer value of '00000'; this is only a Reset value. Status bits indicate if the stack is full, has overflowed or has underflowed.

5.1.2.1 Top-of-Stack Access

Only the top of the return address stack (TOS) is readable and writable. A set of three registers, TOSU:TOSH:TOSL, holds the contents of the stack location pointed to by the STKPTR register (Figure 5-2). This allows users to implement a software stack if necessary. After a CALL, RCALL or interrupt, the software can read the pushed value by reading the TOSU:TOSH:TOSL registers. These values can be placed on a user defined software stack. At return time, the software can return these values to TOSU:TOSH:TOSL and do a return.

The user must disable the global interrupt enable bits while accessing the stack to prevent inadvertent stack corruption.

FIGURE 5-2: RETURN ADDRESS STACK AND ASSOCIATED REGISTERS



5.1.2.2 Return Stack Pointer (STKPTR)

The STKPTR register (Register 5-1) contains the Stack Pointer value, the STKFUL (Stack Full) status bit and the STKUNF (Stack Underflow) status bit. The value of the Stack Pointer can be 0 through 31. The Stack Pointer increments before values are pushed onto the stack and decrements after values are popped off the stack. On Reset, the Stack Pointer value will be zero. The user may read and write the Stack Pointer value. This feature can be used by a Real-Time Operating System (RTOS) for return stack maintenance.

After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit is cleared by software or by a POR.

The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) Configuration bit. (Refer to **Section 24.1 "Configuration Bits"** for a description of the device Configuration bits.) If STVREN is set (default), the 31st push will push the (PC + 2) value onto the stack, set the STKFUL bit and reset the device. The STKFUL bit will remain set and the Stack Pointer will be set to zero.

If STVREN is cleared, the STKFUL bit will be set on the 31st push and the Stack Pointer will increment to 31. Any additional pushes will not overwrite the 31st push and STKPTR will remain at 31.

When the stack has been popped enough times to unload the stack, the next pop returns a value of zero to the PC and sets the STKUNF bit, while the Stack Pointer remains at zero. The STKUNF bit will remain set until cleared by software or until a POR occurs.

Returning a value of zero to the PC on an underflow has the effect of vectoring the program to the Reset vector, where the stack conditions can be verified and appropriate actions can be taken. This is not the same as a Reset as the contents
not the same as a Reset, as the contents of the SFRs are not affected.

5.1.2.3 PUSH and POP Instructions

Since the Top-of-Stack is readable and writable, the ability to push values onto the stack and pull values off the stack without disturbing normal program execution is a desirable feature. The PIC18 instruction set includes two instructions, PUSH and POP, that permit the TOS to be manipulated under software control. TOSU, TOSH and TOSL can be modified to place data or a return address on the stack.

The PUSH instruction places the current PC value onto the stack. This increments the Stack Pointer and loads the current PC value onto the stack.

The POP instruction discards the current TOS by decrementing the Stack Pointer. The previous value pushed onto the stack then becomes the TOS value.

REGISTER 5-1: STKPTR: STACK POINTER REGISTER

REGISTER	5-1: STKP	TR: STACK P	OINTER RE	GISTER				
R/C-0	R/C-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
STKFUL ⁽¹⁾	STKUNF ⁽¹⁾	—	SP4	SP3	SP2	SP1	SP0	
bit 7							bit C	
Legend:		C = Clearable	bit					
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown		
bit 7	STKFUL: Sta	ick Full Flag bit	(1)					
	1 = Stack bec	came full or ove s not become fu	rflowed	ed				
bit 6	STKUNF: Sta	ack Underflow F	lag bit ⁽¹⁾					
		derflow occurre derflow did not	÷.					
bit 5	Unimplemen	ted: Read as '	0'					
			ation bits					

Note 1: Bit 7 and bit 6 are cleared by user software or by a POR.

5.1.2.4 Stack Full and Underflow Resets

Device Resets on stack overflow and stack underflow conditions are enabled by setting the STVREN bit in Configuration Register 4L. When STVREN is set, a full or underflow condition will set the appropriate STKFUL or STKUNF bit and then cause a device Reset. When STVREN is cleared, a full or underflow condition will set the appropriate STKFUL or STKUNF bit, but not cause a device Reset. The STKFUL or STKUNF bit is cleared by user software or a Power-on Reset.

5.1.3 FAST REGISTER STACK

A Fast Register Stack is provided for the STATUS, WREG and BSR registers to provide a "fast return" option for interrupts. Each stack is only one level deep and is neither readable nor writable. It is loaded with the current value of the corresponding register when the processor vectors for an interrupt. All interrupt sources will push values into the stack registers. The values in the registers are then loaded back into their associated registers, if the RETFIE, FAST instruction is used to return from the interrupt.

If both low and high priority interrupts are enabled, the stack registers cannot be used reliably to return from low priority interrupts. If a high priority interrupt occurs while servicing a low priority interrupt, the stack register values stored by the low priority interrupt will be overwritten. In these cases, users must save the key registers in software during a low priority interrupt.

If interrupt priority is not used, all interrupts may use the Fast Register Stack for returns from interrupt. If no interrupts are used, the Fast Register Stack can be used to restore the STATUS, WREG and BSR registers at the end of a subroutine call. To use the Fast Register Stack for a subroutine call, a CALL label, FAST instruction must be executed to save the STATUS, WREG and BSR registers to the Fast Register Stack. A RETURN, FAST instruction is then executed to restore these registers from the Fast Register Stack.

Example 5-1 shows a source code example that uses the Fast Register Stack during a subroutine call and return.

EXAMPLE 5-1: FAST REGISTER STACK CODE EXAMPLE

CALL	SUB1, FA	AST	;STATUS, WREG, BSR ;SAVED IN FAST REGISTER ;STACK
	•		
SUB1	• • RETIIRN	FAST	;RESTORE VALUES SAVED
	1011 010N,	1 110 1	;IN FAST REGISTER STACK

5.1.4 LOOK-UP TABLES IN PROGRAM MEMORY

There may be programming situations that require the creation of data structures, or look-up tables, in program memory. For PIC18 devices, look-up tables can be implemented in two ways:

- Computed GOTO
- Table Reads

5.1.4.1 Computed GOTO

A computed GOTO is accomplished by adding an offset to the program counter. An example is shown in Example 5-2.

A look-up table can be formed with an ADDWF PCL instruction and a group of RETLW nn instructions. The W register is loaded with an offset into the table before executing a CALL to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW nn instructions, that returns the value 'nn' to the calling function.

The offset value (in WREG) specifies the number of bytes that the program counter should advance and should be multiples of 2 (LSb = 0).

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

EXAMPLE 5-2: COMPUTED GOTO USING AN OFFSET VALUE

	MOVF	/	W
	CALL	TABLE	
ORG	nn00h		
TABLE	ADDWF	PCL	
	RETLW	nnh	
	RETLW	nnh	
	RETLW	nnh	
	•		
	•		
	•		

5.1.4.2 Table Reads and Table Writes

A better method of storing data in program memory allows two bytes of data to be stored in each instruction location.

Look-up table data may be stored two bytes per program word by using table reads and writes. The Table Pointer (TBLPTR) register specifies the byte address and the Table Latch (TABLAT) register contains the data that is read from or written to program memory. Data is transferred to or from program memory one byte at a time.

Table read and table write operations are discussed further in Section 6.1 "Table Reads and Table Writes".

5.2 PIC18 Instruction Cycle

5.2.1 CLOCKING SCHEME

The microcontroller clock input, whether from an internal or external source, is internally divided by four to generate four non-overlapping quadrature clocks (Q1, Q2, Q3 and Q4). Internally, the Program Counter (PC) is incremented on every Q1; the instruction is fetched from the program memory and latched into the Instruction Register (IR) during Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 5-3.

5.2.2 INSTRUCTION FLOW/PIPELINING

An "Instruction Cycle" consists of four Q cycles: Q1 through Q4. The instruction fetch and execute are pipelined in such a manner that a fetch takes one instruction cycle, while the decode and execute take another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 5-3).

A fetch cycle begins with the program counter incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).





FIGURE 5-3: CLOCK/INSTRUCTION CYCLE

EXAMPLE 5-3: INSTRUCTION PIPELINE FLOW



5.2.3 INSTRUCTIONS IN PROGRAM MEMORY

The program memory is addressed in bytes. Instructions are stored as two bytes or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSB = 0). To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSB will always read '0' (see **Section 5.1.1 "Program Counter"**).

Figure 5-4 shows an example of how instruction words are stored in the program memory.

The CALL and GOTO instructions have the absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1>, which accesses the desired byte address in program memory. Instruction #2 in Figure 5-4 shows how the instruction GOTO 0006h is encoded in the program memory. Program branch instructions, which encode a relative address offset, operate in the same manner. The offset value stored in a branch instruction represents the number of single-word instructions that the PC will be offset by. Section 25.0 "Instruction Set Summary" provides further details of the instruction set.

				LSB = 1	LSB = 0	Word Address \downarrow
	Program Memory Byte Locations \rightarrow					000000h
						000002h
						000004h
						000006h
Instruction 1:	MOVLW	055h		0Fh	55h	000008h
Instruction 2:	GOTO	0006h		EFh	03h	00000Ah
				F0h	00h	00000Ch
Instruction 3:	MOVFF	123h,	456h	C1h	23h	00000Eh
				F4h	56h	000010h
						000012h
						000014h

FIGURE 5-4: INSTRUCTIONS IN PROGRAM MEMORY

5.2.4 TWO-WORD INSTRUCTIONS

The standard PIC18 instruction set has four two-word instructions: CALL, MOVFF, GOTO and LSFR. In all cases, the second word of the instructions always has '1111' as its four Most Significant bits; the other 12 bits are literal data, usually a data memory address.

The use of '1111' in the 4 MSbs of an instruction specifies a special form of NOP. If the instruction is executed in proper sequence – immediately after the first word – the data in the second word is accessed

and used by the instruction sequence. If the first word is skipped for some reason and the second word is executed by itself, a NOP is executed instead. This is necessary for cases when the two-word instruction is preceded by a conditional instruction that changes the PC. Example 5-4 shows how this works.

Note:	See Section 5.5 "Program Memory and					
	the Extended Instruction Set" for					
	information on two-word instructions in the					
	extended instruction set.					

EXAMPLE 5-4:	TWO-WORD INSTRUCTIONS
LARIVIF LL J-4.	

CASE 1:							
Object Code	Source Code						
0110 0110 0000 0000	TSTFSZ REG1 ; is RAM location 0?						
1100 0001 0010 0011	MOVFF REG1, REG2 ; No, skip this word						
1111 0100 0101 0110	; Execute this word as a NOP						
0010 0100 0000 0000	ADDWF REG3 ; continue code						
CASE 2:							
Object Code	Source Code						
0110 0110 0000 0000	TSTFSZ REG1 ; is RAM location 0?						
1100 0001 0010 0011	MOVFF REG1, REG2 ; Yes, execute this word						
1111 0100 0101 0110	; 2nd word of instruction						
0010 0100 0000 0000	ADDWF REG3 ; continue code						

5.3 Data Memory Organization

Note: The operation of some aspects of data memory are changed when the PIC18 extended instruction set is enabled. See Section 5.6 "Data Memory and the Extended Instruction Set" for more information.

The data memory in PIC18 devices is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4096 bytes of data memory. The memory space is divided into as many as 16 banks that contain 256 bytes each; PIC18F2682/2685/4682/4685 devices implement all 16 banks. Figure 5-5 shows the data memory organization for the PIC18F2682/2685/4682/4685 devices.

The data memory contains Special Function Registers (SFRs) and General Purpose Registers (GPRs). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratchpad operations in the user's application. Any read of an unimplemented location will read as '0's.

The instruction set and architecture allow operations across all banks. The entire data memory may be accessed by Direct, Indirect or Indexed Addressing modes. Addressing modes are discussed later in this subsection.

To ensure that commonly used registers (SFRs and select GPRs) can be accessed in a single cycle, PIC18 devices implement an Access Bank. This is a 256-byte memory space that provides fast access to SFRs and the lower portion of GPR Bank 0 without using the BSR. **Section 5.3.2 "Access Bank"** provides a detailed description of the Access RAM.

5.3.1 BANK SELECT REGISTER (BSR)

Large areas of data memory require an efficient addressing scheme to make rapid access to any address possible. Ideally, this means that an entire address does not need to be provided for each read or write operation. For PIC18 devices, this is accomplished with a RAM banking scheme. This divides the memory space into 16 contiguous banks of 256 bytes. Depending on the instruction, each location can be addressed directly by its full 12-bit address, or an 8-bit low-order address and a 4-bit Bank Pointer.


Most instructions in the PIC18 instruction set make use of the Bank Pointer, known as the Bank Select Register (BSR). This SFR holds the 4 Most Significant bits of a location's address; the instruction itself includes the 8 Least Significant bits. Only the four lower bits of the BSR are implemented (BSR3:BSR0). The upper four bits are unused; they will always read '0' and cannot be written to. The BSR can be loaded directly by using the MOVLB instruction.


The value of the BSR indicates the bank in data memory. The 8 bits in the instruction show the location in the bank and can be thought of as an offset from the bank's lower boundary. The relationship between the BSR's value and the bank division in data memory is shown in Figure 5-6.

Since up to 16 registers may share the same low-order address, the user must always be careful to ensure that the proper bank is selected before performing a data read or write. For example, writing what should be program data to an 8-bit address of F9h while the BSR is 0Fh, will end up resetting the program counter.

While any bank can be selected, only those banks that are actually implemented can be read or written to. Writes to unimplemented banks are ignored, while reads from unimplemented banks will return '0's. Even so, the STATUS register will still be affected as if the operation was successful. The data memory map in Figure 5-5 indicates which banks are implemented.

In the core PIC18 instruction set, only the MOVFF instruction fully specifies the 12-bit address of the source and target registers. This instruction ignores the BSR completely when it executes. All other instructions include only the low-order address as an operand and must use either the BSR or the Access Bank to locate their target registers.





5.3.2 ACCESS BANK

While the use of the BSR with an embedded 8-bit address allows users to address the entire range of data memory, it also means that the user must always ensure that the correct bank is selected. Otherwise, data may be read from or written to the wrong location. This can be disastrous if a GPR is the intended target of an operation, but an SFR is written to instead. Verifying and/or changing the BSR for each read or write to data memory can become very inefficient.

To streamline access for the most commonly used data memory locations, the data memory is configured with an Access Bank, which allows users to access a mapped block of memory without specifying a BSR. The Access Bank consists of the first 128 bytes of memory (00h-7Fh) in Bank 0 and the last 128 bytes of memory (80h-FFh) in Block 15. The lower half is known as the "Access RAM" and is composed of GPRs. The upper half is where the device's SFRs are mapped. These two areas are mapped contiguously in the Access Bank and can be addressed in a linear fashion by an 8-bit address (Figure 5-5).

The Access Bank is used by core PIC18 instructions that include the Access RAM bit (the 'a' parameter in the instruction). When 'a' is equal to '1', the instruction uses the BSR and the 8-bit address included in the opcode for the data memory address. When 'a' is '0'

however, the instruction is forced to use the Access Bank address map; the current value of the BSR is ignored entirely.

Using this "forced" addressing allows the instruction to operate on a data address in a single cycle, without updating the BSR first. For 8-bit addresses of 80h and above, this means that users can evaluate and operate on SFRs more efficiently. The Access RAM below 80h is a good place for data values that the user might need to access rapidly, such as immediate computational results or common program variables. Access RAM also allows for faster and more code efficient context saving and switching of variables.

The mapping of the Access Bank is slightly different when the extended instruction set is enabled (XINST Configuration bit = 1). This is discussed in more detail in Section 5.6.3 "Mapping the Access Bank in Indexed Literal Offset Mode".

5.3.3 GENERAL PURPOSE REGISTER FILE

PIC18 devices may have banked memory in the GPR area. This is data RAM, which is available for use by all instructions. GPRs start at the bottom of Bank 0 (address 000h) and grow upwards towards the bottom of the SFR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets.

5.3.4 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. SFRs start at the top of data memory (FFFh) and extend downward to occupy the top half of Bank 15 (F80h to FFFh). A list of these registers is given in Table 5-1 and Table 5-2.

The SFRs can be classified into two sets: those associated with the "core" device functionality (ALU, Resets and interrupts) and those related to the

peripheral functions. The reset and interrupt registers are described in their respective chapters, while the ALU's STATUS register is described later in this section. Registers related to the operation of a peripheral feature are described in the chapter for that peripheral.

The SFRs are typically distributed among the peripherals whose functions they control. Unused SFR locations are unimplemented and read as '0's.

TABLE 5-1:	SPECIAL FUNCTION REGISTER MAP FOR
	PIC18F2682/2685/4682/4685 DEVICES

Address	Name	Address	Name	Address	Name	Address	Name
FFFh	TOSU	FDFh	INDF2 ⁽³⁾	FBFh	CCPR1H	F9Fh	IPR1
FFEh	TOSH	FDEh	POSTINC2 ⁽³⁾	FBEh	CCPR1L	F9Eh	PIR1
FFDh	TOSL	FDDh	POSTDEC2 ⁽³⁾	FBDh	CCP1CON	F9Dh	PIE1
FFCh	STKPTR	FDCh	PREINC2 ⁽³⁾	FBCh	ECCPR1H ⁽¹⁾	F9Ch	_
FFBh	PCLATU	FDBh	PLUSW2 ⁽³⁾	FBBh	ECCPR1L ⁽¹⁾	F9Bh	OSCTUNE
FFAh	PCLATH	FDAh	FSR2H	FBAh	ECCP1CON ⁽¹⁾	F9Ah	_
FF9h	PCL	FD9h	FSR2L	FB9h	_	F99h	_
FF8h	TBLPTRU	FD8h	STATUS	FB8h	BAUDCON	F98h	_
FF7h	TBLPTRH	FD7h	TMR0H	FB7h	ECCP1DEL	F97h	_
FF6h	TBLPTRL	FD6h	TMR0L	FB6h	ECCP1AS ⁽¹⁾	F96h	TRISE ⁽¹⁾
FF5h	TABLAT	FD5h	TOCON	FB5h	CVRCON ⁽¹⁾	F95h	TRISD ⁽¹⁾
FF4h	PRODH	FD4h	—	FB4h	CMCON	F94h	TRISC
FF3h	PRODL	FD3h	OSCCON	FB3h	TMR3H	F93h	TRISB
FF2h	INTCON	FD2h	HLVDCON	FB2h	TMR3L	F92h	TRISA
FF1h	INTCON2	FD1h	WDTCON	FB1h	T3CON	F91h	_
FF0h	INTCON3	FD0h	RCON	FB0h	SPBRGH	F90h	—
FEFh	INDF0 ⁽³⁾	FCFh	TMR1H	FAFh	SPBRG	F8Fh	_
FEEh	POSTINC0 ⁽³⁾	FCEh	TMR1L	FAEh	RCREG	F8Eh	_
FEDh	POSTDEC0 ⁽³⁾	FCDh	T1CON	FADh	TXREG	F8Dh	LATE ⁽¹⁾
FECh	PREINC0 ⁽³⁾	FCCh	TMR2	FACh	TXSTA	F8Ch	LATD ⁽¹⁾
FEBh	PLUSW0 ⁽³⁾	FCBh	PR2	FABh	RCSTA	F8Bh	LATC
FEAh	FSR0H	FCAh	T2CON	FAAh	EEADRH	F8Ah	LATB
FE9h	FSR0L	FC9h	SSPBUF	FA9h	EEADR	F89h	LATA
FE8h	WREG	FC8h	SSPADD	FA8h	EEDATA	F88h	—
FE7h	INDF1 ⁽³⁾	FC7h	SSPSTAT	FA7h	EECON2 ⁽³⁾	F87h	—
FE6h	POSTINC1 ⁽³⁾	FC6h	SSPCON1	FA6h	EECON1	F86h	—
FE5h	POSTDEC1 ⁽³⁾	FC5h	SSPCON2	FA5h	IPR3	F85h	—
FE4h	PREINC1 ⁽³⁾	FC4h	ADRESH	FA4h	PIR3	F84h	PORTE ⁽¹⁾
FE3h	PLUSW1 ⁽³⁾	FC3h	ADRESL	FA3h	PIE3	F83h	PORTD ⁽¹⁾
FE2h	FSR1H	FC2h	ADCON0	FA2h	IPR2	F82h	PORTC
FE1h	FSR1L	FC1h	ADCON1	FA1h	PIR2	F81h	PORTB
FE0h	BSR	FC0h	ADCON2	FA0h	PIE2	F80h	PORTA

Note 1: Registers available only on PIC18F4X8X devices; otherwise, the registers read as '0'.

2: When any TX_ENn bit in RX_TX_SELn is set, then the corresponding bit in this register has transmit properties.

3: This is not a physical register.

ddress	Name	Address	Name	Address	Name	Address	Name
F7Fh	_	F5Fh	CANCON_RO0	F3Fh	CANCON_RO2	F1Fh	RXM1EIDL
F7Eh	_	F5Eh	CANSTAT_RO0	F3Eh	CANSTAT_RO2	F1Eh	RXM1EIDH
F7Dh	_	F5Dh	RXB1D7	F3Dh	TXB1D7	F1Dh	RXM1SIDL
F7Ch	_	F5Ch	RXB1D6	F3Ch	TXB1D6	F1Ch	RXM1SIDH
F7Bh	_	F5Bh	RXB1D5	F3Bh	TXB1D5	F1Bh	RXM0EIDL
F7Ah	_	F5Ah	RXB1D4	F3Ah	TXB1D4	F1Ah	RXM0EIDH
F79h	_	F59h	RXB1D3	F39h	TXB1D3	F19h	RXM0SIDL
F78h	_	F58h	RXB1D2	F38h	TXB1D2	F18h	RXM0SIDH
F77h	ECANCON	F57h	RXB1D1	F37h	TXB1D1	F17h	RXF5EIDL
F76h	TXERRCNT	F56h	RXB1D0	F36h	TXB1D0	F16h	RXF5EIDH
F75h	RXERRCNT	F55h	RXB1DLC	F35h	TXB1DLC	F15h	RXF5SIDL
F74h	COMSTAT	F54h	RXB1EIDL	F34h	TXB1EIDL	F14h	RXF5SIDH
F73h	CIOCON	F53h	RXB1EIDH	F33h	TXB1EIDH	F13h	RXF4EIDL
F72h	BRGCON3	F52h	RXB1SIDL	F32h	TXB1SIDL	F12h	RXF4EIDH
F71h	BRGCON2	F51h	RXB1SIDH	F31h	TXB1SIDH	F11h	RXF4SIDL
F70h	BRGCON1	F50h	RXB1CON	F30h	TXB1CON	F10h	RXF4SIDH
F6Fh	CANCON	F4Fh	CANCON_RO1	F2Fh	CANCON_RO3	F0Fh	RXF3EIDL
F6Eh	CANSTAT	F4Eh	CANSTAT_RO1	F2Eh	CANSTAT_RO3	F0Eh	RXF3EIDH
F6Dh	RXB0D7	F4DH	TXB0D7	F2Dh	TXB2D7	F0Dh	RXF3SIDL
F6Ch	RXB0D6	F4Ch	TXB0D6	F2Ch	TXB2D6	F0Ch	RXF3SIDH
F6Bh	RXB0D5	F4Bh	TXB0D5	F2Bh	TXB2D5	F0Bh	RXF2EIDL
F6Ah	RXB0D4	F4Ah	TXB0D4	F2Ah	TXB2D4	F0Ah	RXF2EIDH
F69h	RXB0D3	F49h	TXB0D3	F29h	TXB2D3	F09h	RXF2SIDL
F68h	RXB0D2	F48h	TXB0D2	F28h	TXB2D2	F08h	RXF2SIDH
F67h	RXB0D1	F47h	TXB0D1	F27h	TXB2D1	F07h	RXF1EIDL
F66h	RXB0D0	F46h	TXB0D0	F26h	TXB2D0	F06h	RXF1EIDH
F65h	RXB0DLC	F45h	TXB0DLC	F25h	TXB2DLC	F05h	RXF1SIDL
F64h	RXB0EIDL	F44h	TXB0EIDL	F24h	TXB2EIDL	F04h	RXF1SIDH
F63h	RXB0EIDH	F43h	TXB0EIDH	F23h	TXB2EIDH	F03h	RXF0EIDL
F62h	RXB0SIDL	F42h	TXB0SIDL	F22h	TXB2SIDL	F02h	RXF0EIDH
F61h	RXB0SIDH	F41h	TXB0SIDH	F21h	TXB2SIDH	F01h	RXF0SIDL
F60h	RXB0CON	F40h	TXB0CON	F20h	TXB2CON	F00h	RXF0SIDH

Note 1: Registers available only on PIC18F4X8X devices; otherwise, the registers read as '0'.

2: When any TX_ENn bit in RX_TX_SELn is set, then the corresponding bit in this register has transmit properties.

Address	Name	Address	Name	Address	Name	Address	Name
EFFh	—	EDFh		EBFh	_	E9Fh	_
EFEh	_	EDEh	_	EBEh	_	E9Eh	_
EFDh	—	EDDh	_	EBDh	_	E9Dh	_
EFCh	—	EDCh	_	EBCh	_	E9Ch	_
EFBh	—	EDBh	_	EBBh	_	E9Bh	_
EFAh	—	EDAh	_	EBAh	_	E9Ah	_
EF9h	_	ED9h	—	EB9h		E99h	_
EF8h	—	ED8h	_	EB8h	_	E98h	_
EF7h	—	ED7h	_	EB7h	_	E97h	_
EF6h	—	ED6h	—	EB6h		E96h	—
EF5h	_	ED5h	—	EB5h		E95h	_
EF4h	—	ED4h	_	EB4h	_	E94h	_
EF3h	—	ED3h	—	EB3h		E93h	—
EF2h	—	ED2h	—	EB2h		E92h	—
EF1h	—	ED1h	—	EB1h	—	E91h	—
EF0h		ED0h		EB0h	—	E90h	—
EEFh	—	ECFh	—	EAFh		E8Fh	—
EEEh	—	ECEh	—	EAEh	-	E8Eh	—
EEDh	—	ECDh	—	EADh		E8Dh	—
EECh	—	ECCh	—	EACh		E8Ch	—
EEBh	—	ECBh	—	EABh	—	E8Bh	—
EEAh	—	ECAh	—	EAAh		E8Ah	—
EE9h	—	EC9h	—	EA9h	-	E89h	—
EE8h		EC8h		EA8h	—	E88h	—
EE7h		EC7h		EA7h	—	E87h	—
EE6h	—	EC6h	—	EA6h	-	E86h	—
EE5h		EC5h		EA5h	_	E85h	—
EE4h		EC4h		EA4h	—	E84h	—
EE3h	—	EC3h	—	EA3h	—	E83h	—
EE2h	—	EC2h	_	EA2h	_	E82h	_
EE1h	—	EC1h	_	EA1h	_	E81h	—
EE0h	_	EC0h	_	EA0h	_	E80h	_

Note 1: Registers available only on PIC18F4X8X devices; otherwise, the registers read as '0'.

2: When any TX_ENn bit in RX_TX_SELn is set, then the corresponding bit in this register has transmit properties.

Address	Name	Address	Name	Address	Name	Address	Name
E7Fh	CANCON_RO4	E6Fh	CANCON_RO5	E5Fh	CANCON_RO6	E4Fh	CANCON_RO7
E7Eh	CANSTAT_RO4	E6Eh	CANSTAT_RO5	E5Eh	CANSTAT_RO6	E4Eh	CANSTAT_R07
E7Dh	B5D7 ⁽²⁾	E6Dh	B4D7 ⁽²⁾	E5Dh	B3D7 ⁽²⁾	E4Dh	B2D7 ⁽²⁾
E7Ch	B5D6 ⁽²⁾	E6Ch	B4D6 ⁽²⁾	E5Ch	B3D6 ⁽²⁾	E4Ch	B2D6 ⁽²⁾
E7Bh	B5D5 ⁽²⁾	E6Bh	B4D5 ⁽²⁾	E5Bh	B3D5 ⁽²⁾	E4Bh	B2D5 ⁽²⁾
E7Ah	B5D4 ⁽²⁾	E6Ah	B4D4 ⁽²⁾	E5Ah	B3D4 ⁽²⁾	E4Ah	B2D4 ⁽²⁾
E79h	B5D3 ⁽²⁾	E69h	B4D3 ⁽²⁾	E59h	B3D3 ⁽²⁾	E49h	B2D3 ⁽²⁾
E78h	B5D2 ⁽²⁾	E68h	B4D2 ⁽²⁾	E58h	B3D2 ⁽²⁾	E48h	B2D2 ⁽²⁾
E77h	B5D1 ⁽²⁾	E67h	B4D1 ⁽²⁾	E57h	B3D1 ⁽²⁾	E47h	B2D1 ⁽²⁾
E76h	B5D0 ⁽²⁾	E66h	B4D0 ⁽²⁾	E56h	B3D0 ⁽²⁾	E46h	B2D0 ⁽²⁾
E75h	B5DLC ⁽²⁾	E65h	B4DLC ⁽²⁾	E55h	B3DLC ⁽²⁾	E45h	B2DLC ⁽²⁾
E74h	B5EIDL ⁽²⁾	E64h	B4EIDL ⁽²⁾	E54h	B3EIDL ⁽²⁾	E44h	B2EIDL ⁽²⁾
E73h	B5EIDH ⁽²⁾	E63h	B4EIDH ⁽²⁾	E53h	B3EIDH ⁽²⁾	E43h	B2EIDH ⁽²⁾
E72h	B5SIDL ⁽²⁾	E62h	B4SIDL ⁽²⁾	E52h	B3SIDL ⁽²⁾	E42h	B2SIDL ⁽²⁾
E71h	B5SIDH ⁽²⁾	E61h	B4SIDH ⁽²⁾	E51h	B3SIDH ⁽²⁾	E41h	B2SIDH ⁽²⁾
E70h	B5CON ⁽²⁾	E60h	B4CON ⁽²⁾	E50h	B3CON ⁽²⁾	E40h	B2CON ⁽²⁾
E3Fh	CANCON_RO8	E2Fh	CANCON_RO9	E1Fh		E0Fh	—
E3Eh	CANSTAT_RO8	E2Eh	CANSTAT_R09	E1Eh	—	E0Eh	—
E3Dh	B1D7 ⁽²⁾	E2Dh	B0D7 ⁽²⁾	E1Dh		E0Dh	—
E3Ch	B1D6 ⁽²⁾	E2Ch	B0D6 ⁽²⁾	E1Ch		E0Ch	—
E3Bh	B1D5 ⁽²⁾	E2Bh	B0D5 ⁽²⁾	E1Bh	—	E0Bh	—
E3Ah	B1D4 ⁽²⁾	E2Ah	B0D4 ⁽²⁾	E1Ah		E0Ah	—
E39h	B1D3 ⁽²⁾	E29h	B0D3 ⁽²⁾	E19h		E09h	—
E38h	B1D2 ⁽²⁾	E28h	B0D2 ⁽²⁾	E18h		E08h	—
E37h	B1D1 ⁽²⁾	E27h	B0D1 ⁽²⁾	E17h		E07h	—
E36h	B1D0 ⁽²⁾	E26h	B0D0 ⁽²	E16h	—	E06h	—
E35h	B1DLC ⁽²⁾	E25h	B0DLC ⁽²⁾	E15h	—	E05h	—
E34h	B1EIDL ⁽²⁾	E24h	B0EIDL ⁽²⁾	E14h	—	E04h	—
E33h	B1EIDH ⁽²⁾	E23h	B0EIDH ⁽²⁾	E13h	—	E03h	—
E32h	B1SIDL ⁽²⁾	E22h	B0SIDL ⁽²⁾	E12h	_	E02h	—
E31h	B1SIDH ⁽²⁾	E21h	B0SIDH ⁽²⁾	E11h	—	E01h	—
E30h	B1CON ⁽²⁾	E20h	B0CON ⁽²⁾	E10h	_	E00h	_

Note 1: Registers available only on PIC18F4X8X devices; otherwise, the registers read as '0'.

2: When any TX_ENn bit in RX_TX_SELn is set, then the corresponding bit in this register has transmit properties.

Address	Name	Address	Name	Address	Name	Address	Name
DFFh	—	DDFh	_	DBFh	_	D9Fh	_
DFEh	_	DDEh	_	DBEh	_	D9Eh	_
DFDh	—	DDDh		DBDh	—	D9Dh	_
DFCh	TXBIE	DDCh		DBCh	_	D9Ch	_
DFBh	—	DDBh		DBBh	—	D9Bh	_
DFAh	BIE0	DDAh		DBAh	_	D9Ah	_
DF9h	—	DD9h		DB9h	—	D99h	_
DF8h	BSEL0	DD8h	SDFLC	DB8h	_	D98h	_
DF7h	—	DD7h		DB7h	_	D97h	_
DF6h	—	DD6h		DB6h	—	D96h	_
DF5h	—	DD5h	RXFCON1	DB5h	—	D95h	_
DF4h	—	DD4h	RXFCON0	DB4h	_	D94h	_
DF3h	MSEL3	DD3h	—	DB3h		D93h	RXF15EIDL
DF2h	MSEL2	DD2h	—	DB2h		D92h	RXF15EIDH
DF1h	MSEL1	DD1h	—	DB1h		D91h	RXF15SIDL
DF0h	MSEL0	DD0h	—	DB0h	—	D90h	RXF15SIDH
DEFh	—	DCFh	—	DAFh		D8Fh	_
DEEh	—	DCEh	—	DAEh		D8Eh	—
DEDh	—	DCDh	—	DADh		D8Dh	_
DECh	—	DCCh	—	DACh		D8Ch	_
DEBh	—	DCBh		DABh	_	D8Bh	RXF14EIDL
DEAh	—	DCAh	—	DAAh		D8Ah	RXF14EIDH
DE9h	—	DC9h	—	DA9h		D89h	RXF14SIDL
DE8h	—	DC8h	—	DA8h	—	D88h	RXF14SIDH
DE7h	RXFBCON7	DC7h	—	DA7h		D87h	RXF13EIDL
DE6h	RXFBCON6	DC6h	—	DA6h		D86h	RXF13EIDH
DE5h	RXFBCON5	DC5h	—	DA5h		D85h	RXF13SIDL
DE4h	RXFBCON4	DC4h	—	DA4h		D84h	RXF13SIDH
DE3h	RXFBCON3	DC3h		DA3h	—	D83h	RXF12EIDL
DE2h	RXFBCON2	DC2h		DA2h		D82h	RXF12EIDH
DE1h	RXFBCON1	DC1h		DA1h	—	D81h	RXF12SIDL
DE0h	RXFBCON0	DC0h	_	DA0h	—	D80h	RXF12SIDH

Note 1: Registers available only on PIC18F4X8X devices; otherwise, the registers read as '0'.

2: When any TX_ENn bit in RX_TX_SELn is set, then the corresponding bit in this register has transmit properties.

TABLE 5-1:	SPECIAL FUNCTION REGISTER MAP FOR
	PIC18F2682/2685/4682/4685 DEVICES (CONTINUED)

D7Fh — D7Eh — D7Eh — D7Dh — D7Ch — D7Ch — D7Bh RXF11EIDL D7Ah RXF11EIDH D7Ah RXF11EIDH D79h RXF11SIDL D78h RXF10EIDL D78h RXF10EIDL D76h RXF10EIDH D75h RXF10EIDH D75h RXF10SIDL D74h RXF9EIDL D74h RXF9EIDL D72h RXF9EIDL D72h RXF9EIDH D71h RXF9SIDL D70h RXF9SIDL D70h RXF9SIDL D6Eh — D6Eh — D6Eh — D6Bh RXF8SIDL D6Ah RXF8EIDL D6Ah RXF8EIDL D6Ah RXF8SIDL D68h RXF8SIDL D68h RXF8SIDL D66h RXF7SIDL D66h RXF6SIDL	Address	Name
D7Dh — D7Ch — D7Bh RXF11EIDL D7Ah RXF11EIDL D7Ah RXF11SIDL D79h RXF11SIDL D79h RXF11SIDH D79h RXF10EIDL D77h RXF10EIDL D76h RXF10EIDH D75h RXF10SIDL D74h RXF10SIDH D73h RXF9EIDL D72h RXF9EIDL D72h RXF9EIDH D71h RXF9SIDL D70h RXF9SIDL D70h RXF9SIDH D6Fh — D6Eh — D6Eh — D6Bh RXF8SIDL D6Ah RXF8EIDL D6Ah RXF8EIDL D6Ah RXF8EIDL D68h RXF8SIDL D68h RXF8SIDL D66h RXF7EIDL D66h RXF7EIDL D66h RXF7SIDL D66h RXF7SIDL D66h RXF7SIDL D66h RXF7SIDL D66h RXF7SIDL D66h RXF7SIDL	D7Fh	_
D7Ch — D7Bh RXF11EIDL D7Ah RXF11EIDH D79h RXF11SIDL D78h RXF11SIDH D79h RXF11SIDH D77h RXF10EIDL D76h RXF10EIDH D75h RXF10SIDL D74h RXF10SIDH D73h RXF9EIDL D72h RXF9EIDL D72h RXF9SIDL D72h RXF9SIDL D70h RXF9SIDL D6Fh — D6Eh — D6Ch — D6Bh RXF8EIDL D6Ah RXF8EIDL D6Ah RXF8EIDL D68h RXF8SIDL D68h RXF8SIDL D68h RXF8SIDL D68h RXF8SIDL D66h RXF7EIDH D65h RXF7SIDL D66h RXF7SIDL D64h RXF7SIDL D64h RXF7SIDL	D7Eh	_
D7BhRXF11EIDLD7AhRXF11EIDHD7AhRXF11EIDHD79hRXF11SIDLD78hRXF11SIDHD77hRXF10EIDLD76hRXF10EIDHD75hRXF10SIDLD74hRXF9EIDLD72hRXF9EIDHD71hRXF9SIDLD70hRXF9SIDLD70hRXF9SIDLD6EhD6BhRXF8EIDLD6AhRXF8EIDLD6AhRXF8EIDLD6AhRXF8SIDLD6AhRXF8SIDLD6AhRXF8SIDLD6AhRXF78IDLD6AhRXF78IDLD6AhRXF78IDLD6AhRXF78IDLD6AhRXF78IDLD6AhRXF78IDLD6AhRXF78IDLD6AhRXF78IDLD6AhRXF78IDLD6AhRXF78IDLD6AhRXF78IDLD6AhRXF78IDLD6AhRXF78IDLD6AhRXF78IDLD6AhRXF78IDLD6AhRXF78IDLD6AhRXF78IDLD6AhRXF6EIDLD6AhRXF6EIDLD6AhRXF6EIDLD6AhRXF6EIDLD6AhRXF6EIDLD6AhRXF6EIDLD6AhRXF6EIDLD6AhRXF6EIDLD6AhRXF6EIDLD6AhRXF6EIDLD6AhRXF6EIDLD6AhRXF6EIDLD6AhRXF6EIDLD6AhRXF6EIDLD6AhRXF6EIDL	D7Dh	_
D7Ah RXF11EIDH D79h RXF11SIDL D78h RXF11SIDL D78h RXF10EIDL D76h RXF10EIDH D75h RXF10EIDH D75h RXF10SIDL D74h RXF9EIDL D74h RXF9EIDL D72h RXF9EIDL D72h RXF9EIDH D71h RXF9SIDL D70h RXF9SIDH D6Fh — D6Eh — D6Eh — D6Bh RXF8SIDL D6Ah RXF8EIDL D6Ah RXF8EIDL D6Ah RXF8SIDL D68h RXF8SIDL D68h RXF8SIDL D66h RXF7EIDH D65h RXF7SIDL D66h RXF7SIDL D66h RXF7SIDL D66h RXF7SIDL D66h RXF7SIDL D66h RXF7SIDL D64h RXF6EIDL D62h RXF6EIDL	D7Ch	_
D79hRXF11SIDLD78hRXF11SIDHD77hRXF10EIDLD77hRXF10EIDLD76hRXF10EIDHD75hRXF10SIDLD74hRXF9EIDHD73hRXF9EIDLD72hRXF9EIDHD71hRXF9SIDLD70hRXF9SIDHD6EhD6ChD6BhRXF8EIDLD6AhRXF8EIDLD6AhRXF8SIDLD6AhRXF8SIDLD6AhRXF8SIDLD6AhRXF78IDLD6AhRXF78IDLD6AhRXF78IDLD6AhRXF75IDLD6AhRXF75IDLD6AhRXF75IDLD6AhRXF75IDLD6AhRXF75IDLD6AhRXF75IDLD6AhRXF75IDLD6AhRXF75IDLD6AhRXF75IDLD6AhRXF6EIDLD6AhRXF6EIDLD6AhRXF6EIDLD6AhRXF6EIDL	D7Bh	RXF11EIDL
D78hRXF11SIDHD77hRXF10EIDLD77hRXF10EIDLD76hRXF10SIDLD75hRXF10SIDLD74hRXF9EIDLD73hRXF9EIDLD72hRXF9SIDLD71hRXF9SIDLD70hRXF9SIDLD6FhD6EhD6BhRXF8EIDLD6AhRXF8EIDLD6AhRXF8EIDLD6AhRXF8EIDLD6AhRXF8EIDLD6AhRXF8EIDLD6AhRXF8EIDLD6AhRXF78IDLD6AhRXF78IDLD6AhRXF78IDLD6AhRXF7EIDLD6AhRXF7EIDLD6AhRXF7EIDLD6AhRXF7EIDLD6AhRXF7EIDLD6AhRXF75IDLD6AhRXF75IDLD6AhRXF75IDLD6AhRXF6EIDLD63hRXF6EIDLD63hRXF6EIDLD61hRXF6SIDL	D7Ah	RXF11EIDH
D77h RXF10EIDL D76h RXF10EIDH D75h RXF10SIDL D74h RXF10SIDH D73h RXF9EIDL D72h RXF9EIDH D71h RXF9SIDL D70h RXF9SIDH D6Fh — D6Eh — D6Eh — D6Ch — D6Ch — D6Bh RXF8EIDL D6Ah RXF8EIDL D6Ah RXF8SIDL D6Ah RXF8SIDL D68h RXF8SIDL D66h RXF7EIDH D67h RXF7EIDH D65h RXF7SIDL D66h RXF7SIDL D66h RXF7SIDL D66h RXF7SIDL D66h RXF7SIDL D66h RXF7SIDL D66h RXF7SIDL D61h RXF6EIDH	D79h	RXF11SIDL
D76hRXF10EIDHD75hRXF10SIDLD74hRXF10SIDHD74hRXF9EIDLD72hRXF9EIDHD72hRXF9EIDHD71hRXF9SIDLD70hRXF9SIDHD6FhD6EhD6ChD6BhRXF8EIDLD6AhRXF8EIDLD6AhRXF8SIDLD68hRXF8SIDLD66hRXF8SIDLD66hRXF78IDHD69hRXF78IDLD66hRXF75IDLD66hRXF75IDLD66hRXF75IDLD64hRXF6EIDLD64hRXF6EIDLD64hRXF6EIDLD64hRXF6EIDLD64hRXF6EIDLD64hRXF6EIDLD64hRXF6EIDLD64hRXF6EIDLD64hRXF6EIDL	D78h	RXF11SIDH
D75h RXF10SIDL D74h RXF10SIDH D73h RXF9EIDL D72h RXF9EIDH D71h RXF9SIDL D70h RXF9SIDH D6Fh — D6Eh — D6Eh — D6Bh RXF8EIDL D6Ah RXF8EIDL D6Ah RXF8EIDH D69h RXF8SIDL D68h RXF8SIDL D68h RXF8SIDL D66h RXF7EIDH D65h RXF7EIDH D65h RXF7SIDL D66h RXF7SIDL D64h RXF7SIDL D64h RXF6EIDL D63h RXF6EIDL D63h RXF6EIDL	D77h	RXF10EIDL
D74h RXF10SIDH D73h RXF9EIDL D72h RXF9EIDH D71h RXF9SIDL D70h RXF9SIDH D6Fh — D6Eh — D6Ch — D6Ch — D6Bh RXF8EIDL D6Ah RXF8EIDL D6Ah RXF8SIDL D6Ah RXF8SIDL D68h RXF8SIDH D67h RXF7EIDH D65h RXF7EIDH D65h RXF7SIDL D64h RXF7SIDL D64h RXF7SIDL D64h RXF6EIDL D62h RXF6EIDH D61h RXF6SIDL	D76h	RXF10EIDH
D73hRXF9EIDLD72hRXF9EIDHD72hRXF9SIDLD71hRXF9SIDLD70hRXF9SIDHD6Fh—D6Eh—D6Dh—D6Ch—D6BhRXF8EIDLD6AhRXF8EIDLD6AhRXF8SIDLD6AhRXF8SIDLD6AhRXF8SIDLD6AhRXF8SIDLD6AhRXF7SIDLD6AhRXF7SIDLD6AhRXF7SIDLD6AhRXF7SIDLD6AhRXF7SIDLD6AhRXF7SIDLD6AhRXF6EIDLD6AhRXF6EIDLD6AhRXF6EIDLD6AhRXF6EIDL	D75h	RXF10SIDL
D72h RXF9EIDH D71h RXF9SIDL D70h RXF9SIDH D6Fh — D6Eh — D6Dh — D6Ch — D6Bh RXF8EIDL D6Ah RXF8EIDL D6Ah RXF8EIDH D69h RXF8SIDL D68h RXF8SIDL D68h RXF7EIDH D67h RXF7EIDL D66h RXF7EIDH D65h RXF7SIDL D64h RXF7SIDL D64h RXF7SIDL D64h RXF6EIDL D62h RXF6EIDL	D74h	RXF10SIDH
D71h RXF9SIDL D70h RXF9SIDH D6Fh — D6Eh — D6Dh — D6Ch — D6Bh RXF8EIDL D6Ah RXF8EIDL D6Ah RXF8SIDL D6Ah RXF8SIDL D68h RXF8SIDH D67h RXF7EIDH D66h RXF7EIDH D65h RXF7SIDL D64h RXF7SIDL D64h RXF7SIDL D64h RXF6EIDL D62h RXF6EIDH D61h RXF6SIDL	D73h	RXF9EIDL
D70h RXF9SIDH D6Fh — D6Eh — D6Dh — D6Dh — D6Ch — D6Bh RXF8EIDL D6Ah RXF8EIDH D69h RXF8SIDL D68h RXF8SIDH D67h RXF7EIDH D67h RXF7EIDH D65h RXF7SIDL D66h RXF7SIDL D64h RXF7SIDL D64h RXF6EIDH D63h RXF6EIDH D63h RXF6EIDH	D72h	RXF9EIDH
D6Fh — D6Eh — D6Dh — D6Dh — D6Ch — D6Bh RXF8EIDL D6Ah RXF8EIDH D69h RXF8SIDL D68h RXF8SIDL D68h RXF8SIDH D67h RXF7EIDL D66h RXF7EIDH D65h RXF7SIDL D64h RXF7SIDL D64h RXF6EIDL D62h RXF6EIDL D61h RXF6SIDL	D71h	RXF9SIDL
D6Eh — D6Dh — D6Dh — D6Ch — D6Bh RXF8EIDL D6Ah RXF8EIDH D69h RXF8SIDL D68h RXF8SIDH D67h RXF7EIDL D66h RXF7EIDL D66h RXF7EIDH D65h RXF7SIDL D64h RXF7SIDL D64h RXF6EIDL D62h RXF6EIDH D61h RXF6SIDL	D70h	RXF9SIDH
D6Dh — D6Ch — D6Bh RXF8EIDL D6Ah RXF8EIDH D69h RXF8SIDL D68h RXF8SIDH D67h RXF7EIDL D66h RXF7EIDH D65h RXF7SIDL D64h RXF7SIDL D64h RXF7SIDH D63h RXF6EIDL D62h RXF6EIDH D61h RXF6SIDL	D6Fh	—
D6Ch — D6Bh RXF8EIDL D6Ah RXF8EIDH D69h RXF8SIDL D68h RXF8SIDL D68h RXF8SIDH D67h RXF7EIDL D66h RXF7EIDH D65h RXF7SIDL D64h RXF7SIDL D64h RXF6EIDL D62h RXF6EIDH D61h RXF6SIDL	D6Eh	—
D6BhRXF8EIDLD6AhRXF8EIDHD69hRXF8SIDLD69hRXF8SIDLD68hRXF78IDLD67hRXF7EIDHD66hRXF7EIDHD65hRXF7SIDLD64hRXF7SIDHD63hRXF6EIDLD62hRXF6EIDHD61hRXF6SIDL	D6Dh	—
D6Ah RXF8EIDH D69h RXF8SIDL D68h RXF8SIDH D67h RXF7EIDL D66h RXF7EIDH D65h RXF7SIDL D64h RXF7SIDH D63h RXF6EIDL D62h RXF6EIDH D61h RXF6SIDL	D6Ch	—
D69hRXF8SIDLD68hRXF8SIDHD67hRXF7EIDLD66hRXF7EIDHD65hRXF7SIDLD64hRXF7SIDHD63hRXF6EIDLD62hRXF6EIDHD61hRXF6SIDL	D6Bh	RXF8EIDL
D68hRXF8SIDHD67hRXF7EIDLD66hRXF7EIDHD65hRXF7SIDLD64hRXF7SIDHD63hRXF6EIDLD62hRXF6EIDHD61hRXF6SIDL	D6Ah	RXF8EIDH
D67h RXF7EIDL D66h RXF7EIDH D65h RXF7SIDL D64h RXF7SIDH D63h RXF6EIDL D62h RXF6EIDH D61h RXF6SIDL	D69h	RXF8SIDL
D66hRXF7EIDHD65hRXF7SIDLD64hRXF7SIDHD63hRXF6EIDLD62hRXF6EIDHD61hRXF6SIDL	D68h	RXF8SIDH
D65hRXF7SIDLD64hRXF7SIDHD63hRXF6EIDLD62hRXF6EIDHD61hRXF6SIDL	D67h	RXF7EIDL
D64h RXF7SIDH D63h RXF6EIDL D62h RXF6EIDH D61h RXF6SIDL	D66h	RXF7EIDH
D63h RXF6EIDL D62h RXF6EIDH D61h RXF6SIDL	D65h	RXF7SIDL
D62h RXF6EIDH D61h RXF6SIDL	D64h	RXF7SIDH
D61h RXF6SIDL	D63h	RXF6EIDL
	D62h	RXF6EIDH
D60h RXF6SIDH	D61h	RXF6SIDL
	D60h	RXF6SIDH

Note 1: Registers available only on PIC18F4X8X devices; otherwise, the registers read as '0'.

2: When any TX_ENn bit in RX_TX_SELn is set, then the corresponding bit in this register has transmit properties.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
TOSU	_	_	_	Top-of-Stack	Register Upper	Byte (TOS<20:1	6>)		0 0000	51, 64
TOSH	Top-of-Stack	Register High	Byte (TOS<1	5:8>)					0000 0000	51, 64
TOSL	Top-of-Stack	Register Low	Byte (TOS<7	:0>)					0000 0000	51, 64
STKPTR	STKFUL	STKUNF	_	SP4	SP3	SP2	SP1	SP0	00-0 0000	51, 65
PCLATU	_	_	bit 21 ⁽¹⁾	Holding Regi	ster for PC<20:	16>			0 0000	51, 64
PCLATH	Holding Regi	ster for PC<15	:8>						0000 0000	51, 64
PCL	PC Low Byte	(PC<7:0>)							0000 0000	51, 64
TBLPTRU	_	_	bit 21	Program Mei	mory Table Poir	nter Upper Byte (TBLPTR<20:16	>)	00 0000	51, 105
TBLPTRH	Program Mer	mory Table Po	inter High By	te (TBLPTR<1	5:8>)				0000 0000	51, 105
TBLPTRL	Program Mer	mory Table Po	inter Low Byt	e (TBLPTR<7	:0>)				0000 0000	51, 105
TABLAT	Program Mer	mory Table Lat	ch						0000 0000	51, 105
PRODH	Product Regi	ster High Byte							XXXX XXXX	51, 113
PRODL	Product Regi	ster Low Byte							XXXX XXXX	51, 113
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	51, 117
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP	—	RBIP	1111 -1-1	51, 118
INTCON3	INT2IP	INT1IP		INT2IE	INT1IE	_	INT2IF	INT1IF	11-0 0-00	51, 119
INDF0	Uses content	s of FSR0 to a	ddress data	memory – valu	ue of FSR0 not	changed (not a p	hysical register)	N/A	51, 91
POSTINC0	Uses content	ts of FSR0 to a	ddress data	memory – valı	ue of FSR0 pos	t-incremented (n	ot a physical reg	gister)	N/A	51, 92
POSTDEC0	Uses content	ts of FSR0 to a	ddress data	memory – vali	ue of FSR0 pos	t-decremented (r	not a physical re	gister)	N/A	51, 92
PREINC0	Uses content	Jses contents of FSR0 to address data memory – value of FSR0 post-decremented (not a physical register) Jses contents of FSR0 to address data memory – value of FSR0 pre-incremented (not a physical register)								51, 92
PLUSW0		ses contents of FSR0 to address data memory – value of FSR0 pre-incremented (not a physical register) ses contents of FSR0 to address data memory – value of FSR0 pre-incremented (not a physical register), alue of FSR0 offset by W								51, 92
FSR0H	_	_	_	_	Indirect Data N	Memory Address	Pointer 0 High		xxxx	51, 91
FSR0L	Indirect Data	Memory Addr	ess Pointer 0	Low Byte					XXXX XXXX	51, 91
WREG	Working Reg	ister							XXXX XXXX	51
INDF1	Uses content	ts of FSR1 to a	ddress data	memory – vali	ue of FSR1 not	changed (not a p	hysical register)	N/A	51, 91
POSTINC1	Uses content	ts of FSR1 to a	iddress data	memory – vali	ue of FSR1 pos	t-incremented (n	ot a physical reg	gister)	N/A	51, 92
POSTDEC1	Uses content	ts of FSR1 to a	iddress data	memory – valı	ue of FSR1 pos	t-decremented (r	not a physical re	gister)	N/A	51, 92
PREINC1	Uses content	ts of FSR1 to a	ddress data	memory – valı	ue of FSR1 pre	-incremented (no	t a physical regi	ster)	N/A	51, 92
PLUSW1	Uses content value of FSR		iddress data	memory – valı	ue of FSR1 pre	-incremented (no	t a physical regi	ster),	N/A	51, 92
FSR1H	_	_		_	Indirect Data N	Memory Address	Pointer 1 High		xxxx	51, 91
FSR1L	Indirect Data	Memory Addr	ess Pointer 1	Low Byte					XXXX XXXX	51, 91
BSR	—	_	—	—	Bank Select R	egister			0000	52, 69
INDF2	Uses content	s of FSR2 to a	ddress data	memory – vali	ue of FSR2 not	changed (not a p	hysical register)	N/A	52, 91
POSTINC2	Uses content	s of FSR2 to a	ddress data	memory – val	ue of FSR2 pos	t-incremented (n	ot a physical reg	gister)	N/A	52, 92
POSTDEC2	Uses content	ts of FSR2 to a	ddress data	gister)	N/A	52, 92				
PREINC2	Uses content	s of FSR2 to a	ddress data	memory – valu	ue of FSR2 pre	-incremented (no	t a physical regi	ster)	N/A	52, 92
PLUSW2	Uses content value of FSR		ddress data	memory – vali	ue of FSR2 pre	-incremented (no	t a physical regi	ster),	N/A	52, 92
FSR2H	—	—	—	—	Indirect Data N	Memory Address	Pointer 2 High		xxxx	52, 91
FSR2L	Indirect Data	Memory Addr	ess Pointer 2	Low Byte					XXXX XXXX	52, 91

TABLE 5-2: REGISTER FILE SUMMARY (PIC18F2682/2685/4682/4685)

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition. Shaded cells are unimplemented, read as '0'.

Note 1: Bit 21 of the PC is only available in Test mode and Serial Programming modes.

2: The SBOREN bit is only available when CONFIG2L<1:0> = 01; otherwise, it is disabled and reads as '0'. See Section 4.4 "Brown-out Reset (BOR)".

3: These registers and/or bits are not implemented on PIC18F2682/2685 devices and are read as '0'. Reset values are shown for PIC18F4682/4685 devices; individual unimplemented bits should be interpreted as '---'.

4: The PLLEN bit is only available in specific oscillator configurations; otherwise, it is disabled and reads as '0'. See Section 2.6.4 "PLL in INTOSC Modes".

5: The RE3 bit is only available when Master Clear Reset is disabled (CONFIG3H<7> = 0); otherwise, RE3 reads as '0'. This bit is read-only.

6: RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

7: CAN bits have multiple functions depending on the selected mode of the CAN module.

8: This register reads all '0's until the ECAN™ technology is set up in Mode 1 or Mode 2.

IADLE 3-2					10101200)2/2003/40	02/4003) ((JONTINUE	T,	1
File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
STATUS	_	_	_	Ν	OV	Z	DC	С	x xxxx	52, 89
TMR0H	Timer0 Regis	ster High Byte							0000 0000	52, 151
TMR0L	Timer0 Regis	ster Low Byte		_					XXXX XXXX	52, 151
TOCON	TMR0ON	T08BIT	TOCS	T0SE	PSA	T0PS2	T0PS1	T0PS0	1111 1111	52, 151
OSCCON	IDLEN	IRCF2	IRCF1	IRCF0	OSTS	IOFS	SCS1	SCS0	0100 q000	32, 52
HLVDCON	VDIRMAG	_	IRVST	HLVDEN	HLVDL3	HLVDL2	HLVDL1	HLVDL0	0-00 0101	52, 267
WDTCON	_	_	_	_	_	_	—	SWDTEN	0	52, 356
RCON	IPEN	SBOREN ⁽²⁾	_	RI	TO	PD	POR	BOR	0q-1 11q0	52, 129
TMR1H	Timer1 Regis	ster High Byte							XXXX XXXX	52, 157
TMR1L	Timer1 Regis	ster Low Byte							0000 0000	52, 157
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	52, 153
TMR2	Timer2 Regis	ster			•				1111 1111	52, 160
PR2	Timer2 Perio	d Register							-000 0000	52, 157
T2CON	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	52, 159
SSPBUF	MSSP Recei	ve Buffer/Tran	smit Register		•		•	•	XXXX XXXX	52, 197
SSPADD	MSSP Addre	ss Register in	I ² C [™] Slave I	mode, MSSP I	Baud Rate Relo	oad Register in l	² C Master mode		0000 0000	52, 197
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	52, 199
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	52, 200
SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	52, 201
ADRESH	A/D Result R	egister High B	yte						XXXX XXXX	52, 258
ADRESL	A/D Result R	egister Low By	/te						XXXX XXXX	52, 258
ADCON0	_	_	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	00 0000	52, 249
ADCON1	_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	00 0qqq	52, 250
ADCON2	ADFM	_	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	0-00 0000	53, 251
CCPR1H	Capture/Com	pare/PWM Re	egister 1 High	Byte					XXXX XXXX	53, 170
CCPR1L	Capture/Com	npare/PWM Re	egister 1 Low	Byte					XXXX XXXX	53, 170
CCP1CON	_	_	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	53, 165
ECCPR1H ⁽⁹⁾	Enhanced Ca	apture/Compa	re/PWM Regi	ster 1 High By	/te				XXXX XXXX	53, 169
ECCPR1L ⁽⁹⁾	Enhanced Ca	apture/Compa	re/PWM Regi	ster 1 Low By	te				XXXX XXXX	53, 169
ECCP1CON ⁽⁹⁾	EPWM1M1	EPWM1M0	EDC1B1	EDC1B0	ECCP1M3	ECCP1M2	ECCP1M1	ECCP1M0	0000 0000	53, 170
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	_	WUE	ABDEN	01-0 0-00	53, 232
ECCP1DEL ⁽⁹⁾	PRSEN	PDC6 ⁽³⁾	PDC5 ⁽³⁾	PDC4 ⁽³⁾	PDC3 ⁽³⁾	PDC2 ⁽³⁾	PDC1 ⁽³⁾	PDC0 ⁽³⁾	0000 0000	53, 184
ECCP1AS ⁽⁹⁾	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1 ⁽³⁾	PSSBD0 ⁽³⁾	0000 0000	53, 185
CVRCON ⁽⁹⁾	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	0000 0000	53, 265
CMCON ⁽⁹⁾	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	53, 259
TMR3H	Timer3 Regis	ster High Byte							XXXX XXXX	53, 163
TMR3L	Timer3 Regis	ster Low Byte							XXXX XXXX	53, 163
T3CON	RD16	T3ECCP1 ⁽⁹⁾	T3CKPS1	T3CKPS0	T3CCP1 ⁽⁹⁾	T3SYNC	TMR3CS	TMR3ON	0000 0000	53, 163
	-	-	-	-						-

TABLE 5-2:REGISTER FILE SUMMARY (PIC18F2682/2685/4682/4685) (CONTINUED)

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition. Shaded cells are unimplemented, read as '0'.

Note 1: Bit 21 of the PC is only available in Test mode and Serial Programming modes.

2: The SBOREN bit is only available when CONFIG2L<1:0> = 01; otherwise, it is disabled and reads as '0'. See Section 4.4 "Brown-out Reset (BOR)".

3: These registers and/or bits are not implemented on PIC18F2682/2685 devices and are read as '0'. Reset values are shown for PIC18F4682/4685 devices; individual unimplemented bits should be interpreted as '---'.

4: The PLLEN bit is only available in specific oscillator configurations; otherwise, it is disabled and reads as '0'. See Section 2.6.4 "PLL in INTOSC Modes".

5: The RE3 bit is only available when Master Clear Reset is disabled (CONFIG3H<7> = 0); otherwise, RE3 reads as '0'. This bit is read-only.

6: RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

7: CAN bits have multiple functions depending on the selected mode of the CAN module.

8: This register reads all '0's until the ECAN™ technology is set up in Mode 1 or Mode 2.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
SPBRGH	EUSART Bau	ud Rate Gene	rator Register	High Byte					0000 0000	53, 233
SPBRG	EUSART Bau	ud Rate Gene	rator Register	· Low Byte					0000 0000	53, 233
RCREG	EUSART Red	ceive Register							0000 0000	53, 240
TXREG	EUSART Tra	nsmit Registe	r						0000 0000	53, 238
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	53, 239
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	53, 239
EEADRH	_	_	—	_	_	_	EEPROM Addr	Register High Byte	00	53, 110
EEADR	EEPROM Ad	dress Registe	r Low Byte						0000 0000	53, 107
EEDATA	EEPROM Da	ta Register							0000 0000	53, 107
EECON2	EEPROM Co	ontrol Register	2 (not a phys	sical register)					0000 0000	53, 107
EECON1	EEPGD	CFGS	—	FREE	WRERR	WREN	WR	RD	xx-0 x000	53, 107
IPR3 Mode 0	IRXIP	WAKIP	ERRIP	TXB2IP	TXB1IP	TXB0IP	RXB1IP	RXB0IP	1111 1111	53, 128
IPR3 Mode 1, 2	IRXIP	WAKIP	ERRIP	TXBnIP	TXB1IP ⁽⁸⁾	TXB0IP ⁽⁸⁾	RXBnIP	FIFOWMIP	1111 1111	53, 128
PIR3 Mode 0	IRXIF	WAKIF	ERRIF	TXB2IF	TXB1IF	TXB0IF	RXB1IF	RXB0IF	0000 0000	53, 122
PIR3 Mode 1, 2	IRXIF	WAKIF	ERRIF	TXBnlF	TXB1IF ⁽⁸⁾	TXB0IF ⁽⁸⁾	RXBnIF	FIFOWMIF	0000 0000	53, 122
PIE3 Mode 0	IRXIE	WAKIE	ERRIE	TXB2IE	TXB1IE	TXB0IE	RXB1IE	RXB0IE	0000 0000	53, 125
PIE3 Mode 1, 2	IRXIE	WAKIE	ERRIE	TXBnIE	TXB1IE ⁽⁸⁾	TXB0IE ⁽⁸⁾	RXBnIE	FIFOMWIE	0000 0000	53, 125
IPR2	OSCFIP	CMIP ⁽⁹⁾	_	EEIP	BCLIP	HLVDIP	TMR3IP	ECCP1IP ⁽⁹⁾	11-1 1111	53, 127
PIR2	OSCFIF	CMIF ⁽⁹⁾	_	EEIF	BCLIF	HLVDIF	TMR3IF	ECCP1IF ⁽⁹⁾	00-0 0000	54, 121
PIE2	OSCFIE	CMIE ⁽⁹⁾	_	EEIE	BCLIE	HLVDIE	TMR3IE	ECCP1IE ⁽⁹⁾	00-0 0000	54, 124
IPR1	PSPIP ⁽³⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	54, 126
PIR1	PSPIF ⁽³⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	54, 120
PIE1	PSPIE ⁽³⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	54, 123
OSCTUNE	INTSRC	PLLEN ⁽⁴⁾	_	TUN4	TUN3	TUN2	TUN1	TUN0	0q-0 0000	29, 54
TRISE ⁽³⁾	IBF	OBF	IBOV	PSPMODE	_	TRISE2	TRISE1	TRISE0	0000 -111	54, 143
TRISD ⁽³⁾	PORTD Data	Direction Reg	gister						1111 1111	54, 140
TRISC	PORTC Data	Direction Reg	gister						1111 1111	54, 137
TRISB	PORTB Data	Direction Reg	gister						1111 1111	54, 134
TRISA	TRISA7 ⁽⁶⁾	TRISA6 ⁽⁶⁾	PORTA Data	a Direction Reg	gister				1111 1111	54, 131
LATE ⁽³⁾	_	—	—	—	—	LATE Data Out	put Register		xxx	54, 143
LATD ⁽³⁾	LATD Data O	utput Registe	r			•			xxxx xxxx	54, 140
LATC		utput Registe							xxxx xxxx	54, 137
LATB	LATB Data O	utput Register	r						xxxx xxxx	54, 134
LATA	LATA7 ⁽⁶⁾	LATA6 ⁽⁶⁾	LATA Data (Dutput Registe	r				XXXX XXXX	54, 131
PORTE ⁽³⁾	_		_	_	RE3 ⁽⁵⁾	RE2 ⁽³⁾	RE1 ⁽³⁾	RE0 ⁽³⁾	xxxx	54, 147
PORTD ⁽³⁾	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	XXXX XXXX	54, 140
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	XXXX XXXX	54, 137

TABLE 5-2:REGISTER FILE SUMMARY (PIC18F2682/2685/4682/4685) (CONTINUED)

 $Legend: \ x = unknown, u = unchanged, - = unimplemented, q = value depends on condition. Shaded cells are unimplemented, read as '0'.$

Note 1: Bit 21 of the PC is only available in Test mode and Serial Programming modes.

2: The SBOREN bit is only available when CONFIG2L<1:0> = 01; otherwise, it is disabled and reads as '0'. See Section 4.4 "Brown-out Reset (BOR)".

3: These registers and/or bits are not implemented on PIC18F2682/2685 devices and are read as '0'. Reset values are shown for PIC18F4682/4685 devices; individual unimplemented bits should be interpreted as '---'.

4: The PLLEN bit is only available in specific oscillator configurations; otherwise, it is disabled and reads as '0'. See Section 2.6.4 "PLL in INTOSC Modes".

5: The RE3 bit is only available when Master Clear Reset is disabled (CONFIG3H<7> = 0); otherwise, RE3 reads as '0'. This bit is read-only.

6: RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

7: CAN bits have multiple functions depending on the selected mode of the CAN module.

8: This register reads all '0's until the ECAN™ technology is set up in Mode 1 or Mode 2.

TABLE 5-2						82/2685/46	02/4003) (0		, ,	
File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	XXXX XXXX	54, 134
PORTA	RA7 ⁽⁶⁾	RA6 ⁽⁶⁾	RA5	RA4	RA3	RA2	RA1	RA0	xx00 0000	54, 131
ECANCON	MDSEL1	MDSEL0	FIFOWM	EWIN4	EWIN3	EWIN2	EWIN1	EWIN0	0001 000	54, 282
TXERRCNT	TEC7	TEC6	TEC5	TEC4	TEC3	TEC2	TEC1	TEC0	0000 0000	54, 287
RXERRCNT	REC7	REC6	REC5	REC4	REC3	REC2	REC1	REC0	0000 0000	54, 296
COMSTAT Mode 0	RXB0OVFL	RXB10VFL	ТХВО	TXBP	RXBP	TXWARN	RXWARN	EWARN	0000 0000	54, 283
COMSTAT Mode 1	—	RXBnOVFL	ТХВО	TXBP	RXBP	TXWARN	RXWARN	EWARN	-000 0000	54, 283
COMSTAT Mode 2	FIFOEMPT Y	RXBnOVFL	ТХВО	TXBP	RXBP	TXWARN	RXWARN	EWARN	0000 0000	54, 283
CIOCON	_	_	ENDRHI	CANCAP	_	—		—	0	54, 317
BRGCON3	WAKDIS	WAKFIL	_	_	_	SEG2PH2	SEG2PH1	SEG2PH0	00000	55, 316
BRGCON2	SEG2PHTS	SAM	SEG1PH2	SEG1PH1	SEG1PH0	PRSEG2	PRSEG1	PRSEG0	0000 0000	55, 315
BRGCON1	SJW1	SJW0	BRP5	BRP4	BRP3	BRP2	BRP1	BRP0	0000 0000	55, 314
CANCON Mode 0	REQOP2	REQOP1	REQOP0	ABAT	WIN2 ⁽⁷⁾	WIN1 ⁽⁷⁾	WIN0 ⁽⁷⁾	(7)	1000 000-	55, 278
CANCON Mode 1	REQOP2	REQOP1	REQOP0	ABAT	(7)	(7)	(7)	(7)	1000	55, 278
CANCON Mode 2	REQOP2	REQOP1	REQOP0	ABAT	FP3 ⁽⁷⁾	FP2 ⁽⁷⁾	FP1 ⁽⁷⁾	FP0 ⁽⁷⁾	1000 0000	55, 278
CANSTAT Mode 0	OPMODE2	OPMODE1	OPMODE0	(7)	ICODE3 ⁽⁷⁾	ICODE2 ⁽⁷⁾	ICODE1 ⁽⁷⁾	(7)	100- 000-	55, 279
CANSTAT Modes 1, 2	OPMODE2	OPMODE1	OPMODE0	EICODE4 ⁽⁷⁾	EICODE3 ⁽⁷⁾	EICODE2 ⁽⁷⁾	EICODE1 ⁽⁷⁾	EICODE0 ⁽⁷⁾	1000 0000	55, 279
RXB0D7	RXB0D77	RXB0D76	RXB0D75	RXB0D74	RXB0D73	RXB0D72	RXB0D71	RXB0D70	XXXX XXXX	55, 295
RXB0D6	RXB0D67	RXB0D66	RXB0D65	RXB0D64	RXB0D63	RXB0D62	RXB0D61	RXB0D60	XXXX XXXX	55, 295
RXB0D5	RXB0D57	RXB0D56	RXB0D55	RXB0D54	RXB0D53	RXB0D52	RXB0D51	RXB0D50	XXXX XXXX	55, 295
RXB0D4	RXB0D47	RXB0D46	RXB0D45	RXB0D44	RXB0D43	RXB0D42	RXB0D41	RXB0D40	XXXX XXXX	55, 295
RXB0D3	RXB0D37	RXB0D36	RXB0D35	RXB0D34	RXB0D33	RXB0D32	RXB0D31	RXB0D30	XXXX XXXX	55, 295
RXB0D2	RXB0D27	RXB0D26	RXB0D25	RXB0D24	RXB0D23	RXB0D22	RXB0D21	RXB0D20	XXXX XXXX	55, 295
RXB0D1	RXB0D17	RXB0D16	RXB0D15	RXB0D14	RXB0D13	RXB0D12	RXB0D11	RXB0D10	XXXX XXXX	55, 295
RXB0D0	RXB0D07	RXB0D06	RXB0D05	RXB0D04	RXB0D03	RXB0D02	RXB0D01	RXB0D00	XXXX XXXX	55, 295
RXB0DLC	_	RXRTR	RB1	RB0	DLC3	DLC2	DLC1	DLC0	-xxx xxxx	55, 295
RXB0EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	XXXX XXXX	55, 294
RXB0EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	XXXX XXXX	55, 294
RXB0SIDL	SID2	SID1	SID0	SRR	EXID	—	EID17	EID16	xxxx x-xx	55, 294
RXB0SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	XXXX XXXX	55, 293
RXB0CON Mode 0	RXFUL	RXM1	RXM0 ⁽⁷⁾	(7)	RXRTRRO ⁽⁷⁾	RXBODBEN ⁽⁷⁾	JTOFF ⁽⁷⁾	FILHITO ⁽⁷⁾	000- 0000	55, 290
RXB0CON Mode 1, 2	RXFUL	RXM1	RTRRO	FILHIT4	FILHIT3	FILHIT2	FILHIT1	FILHIT0	0000 0000	55, 290
RXB1D7	RXB1D77	RXB1D76	RXB1D75	RXB1D74	RXB1D73	RXB1D72	RXB1D71	RXB1D70	XXXX XXXX	55, 295
RXB1D6	RXB1D67	RXB1D66	RXB1D65	RXB1D64	RXB1D63	RXB1D62	RXB1D61	RXB1D60	XXXX XXXX	55, 295

TABLE 5-2:REGISTER FILE SUMMARY (PIC18F2682/2685/4682/4685) (CONTINUED)

 $\label{eq:logarder} \mbox{Legend:} \quad x \mbox{=} unknown, u \mbox$

Note 1: Bit 21 of the PC is only available in Test mode and Serial Programming modes.

2: The SBOREN bit is only available when CONFIG2L<1:0> = 01; otherwise, it is disabled and reads as '0'. See Section 4.4 "Brown-out Reset (BOR)".

3: These registers and/or bits are not implemented on PIC18F2682/2685 devices and are read as '0'. Reset values are shown for PIC18F4682/4685 devices; individual unimplemented bits should be interpreted as '--'.

4: The PLLEN bit is only available in specific oscillator configurations; otherwise, it is disabled and reads as '0'. See Section 2.6.4 "PLL in INTOSC Modes".

5: The RE3 bit is only available when Master Clear Reset is disabled (CONFIG3H<7> = 0); otherwise, RE3 reads as '0'. This bit is read-only.

6: RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

7: CAN bits have multiple functions depending on the selected mode of the CAN module.

8: This register reads all '0's until the ECAN™ technology is set up in Mode 1 or Mode 2.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
RXB1D5	RXB1D57	RXB1D56	RXB1D55	RXB1D54	RXB1D53	RXB1D52	RXB1D51	RXB1D50	XXXX XXXX	55, 295
RXB1D4	RXB1D47	RXB1D46	RXB1D45	RXB1D44	RXB1D43	RXB1D42	RXB1D41	RXB1D40	XXXX XXXX	55, 295
RXB1D3	RXB1D37	RXB1D36	RXB1D35	RXB1D34	RXB1D33	RXB1D32	RXB1D31	RXB1D30	XXXX XXXX	55, 295
RXB1D2	RXB1D27	RXB1D26	RXB1D25	RXB1D24	RXB1D23	RXB1D22	RXB1D21	RXB1D20	XXXX XXXX	55, 295
RXB1D1	RXB1D17	RXB1D16	RXB1D15	RXB1D14	RXB1D13	RXB1D12	RXB1D11	RXB1D10	XXXX XXXX	55, 295
RXB1D0	RXB1D07	RXB1D06	RXB1D05	RXB1D04	RXB1D03	RXB1D02	RXB1D01	RXB1D00	XXXX XXXX	55, 295
RXB1DLC	_	RXRTR	RB1	RB0	DLC3	DLC2	DLC1	DLC0	-xxx xxxx	55, 295
RXB1EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	XXXX XXXX	55, 294
RXB1EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	XXXX XXXX	55, 294
RXB1SIDL	SID2	SID1	SID0	SRR	EXID	_	EID17	EID16	XXXX XXXX	55, 294
RXB1SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	XXXX XXXX	56, 293
RXB1CON Mode 0	RXFUL	RXM1	RXM0 ⁽⁷⁾	(7)	RXRTRRO ⁽⁷⁾	FILHIT2 ⁽⁷⁾	FILHIT1 ⁽⁷⁾	FILHITO ⁽⁷⁾	000- 0000	56, 292
RXB1CON Mode 1, 2	RXFUL	RXM1	RTRRO	FILHIT4	FILHIT3	FILHIT2	FILHIT1	FILHIT0	0000 0000	56, 292
TXB0D7	TXB0D77	TXB0D76	TXB0D75	TXB0D74	TXB0D73	TXB0D72	TXB0D71	TXB0D70	XXXX XXXX	56, 286
TXB0D6	TXB0D67	TXB0D66	TXB0D65	TXB0D64	TXB0D63	TXB0D62	TXB0D61	TXB0D60	XXXX XXXX	56, 286
TXB0D5	TXB0D57	TXB0D56	TXB0D55	TXB0D54	TXB0D53	TXB0D52	TXB0D51	TXB0D50	XXXX XXXX	56, 286
TXB0D4	TXB0D47	TXB0D46	TXB0D45	TXB0D44	TXB0D43	TXB0D42	TXB0D41	TXB0D40	XXXX XXXX	56, 286
TXB0D3	TXB0D37	TXB0D36	TXB0D35	TXB0D34	TXB0D33	TXB0D32	TXB0D31	TXB0D30	XXXX XXXX	56, 286
TXB0D2	TXB0D27	TXB0D26	TXB0D25	TXB0D24	TXB0D23	TXB0D22	TXB0D21	TXB0D20	XXXX XXXX	56, 286
TXB0D1	TXB0D17	TXB0D16	TXB0D15	TXB0D14	TXB0D13	TXB0D12	TXB0D11	TXB0D10	XXXX XXXX	56, 286
TXB0D0	TXB0D07	TXB0D06	TXB0D05	TXB0D04	TXB0D03	TXB0D02	TXB0D01	TXB0D00	XXXX XXXX	56, 286
TXB0DLC	_	TXRTR	_	_	DLC3	DLC2	DLC1	DLC0	-x xxxx	56, 287
TXB0EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	XXXX XXXX	56, 286
TXB0EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	XXXX XXXX	56, 285
TXB0SIDL	SID2	SID1	SID0	_	EXIDE		EID17	EID16	xxx- x-xx	56, 285
TXB0SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	XXXX XXXX	56, 285
TXB0CON	TXBIF	TXABT	TXLARB	TXERR	TXREQ	_	TXPRI1	TXPRI0	0000 0-00	56, 284
TXB1D7	TXB1D77	TXB1D76	TXB1D75	TXB1D74	TXB1D73	TXB1D72	TXB1D71	TXB1D70	XXXX XXXX	56, 286
TXB1D6	TXB1D67	TXB1D66	TXB1D65	TXB1D64	TXB1D63	TXB1D62	TXB1D61	TXB1D60	XXXX XXXX	56, 286
TXB1D5	TXB1D57	TXB1D56	TXB1D55	TXB1D54	TXB1D53	TXB1D52	TXB1D51	TXB1D50	XXXX XXXX	56, 286
TXB1D4	TXB1D47	TXB1D46	TXB1D45	TXB1D44	TXB1D43	TXB1D42	TXB1D41	TXB1D40	XXXX XXXX	56, 286
TXB1D3	TXB1D37	TXB1D36	TXB1D35	TXB1D34	TXB1D33	TXB1D32	TXB1D31	TXB1D30	XXXX XXXX	56, 286
TXB1D2	TXB1D27	TXB1D26	TXB1D25	TXB1D24	TXB1D23	TXB1D22	TXB1D21	TXB1D20	XXXX XXXX	56, 286
TXB1D1	TXB1D17	TXB1D16	TXB1D15	TXB1D14	TXB1D13	TXB1D12	TXB1D11	TXB1D10	XXXX XXXX	56, 286
TXB1D1	TXB1D07	TXB1D16	TXB1D05	TXB1D04	TXB1D03	TXB1D02	TXB1D01	TXB1D10	xxxx xxxx	56, 286
TXB1DLC	_	TXRTR	_	_	DLC3	DLC2	DLC1	DLC0	-x xxxx	56, 287
TXB1EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	XXXX XXXX	56, 286
TXB1EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	XXXX XXXX	56, 285
TXB1SIDL	SID2	SID1	SID0		EXIDE		EID17	EID16	xxx- x-xx	56, 285
TXB1SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	XXXX XXXX	56, 285

DECISTED FILE CUMMADY (DICASE2002/2005/4002/4005) (CONTINUED)

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition. Shaded cells are unimplemented, read as '0'.

Note 1: Bit 21 of the PC is only available in Test mode and Serial Programming modes.

The SBOREN bit is only available when CONFIG2L<1:0> = 01; otherwise, it is disabled and reads as '0'. See Section 4.4 "Brown-out Reset 2: (BOR)"

These registers and/or bits are not implemented on PIC18F2682/2685 devices and are read as '0'. Reset values are shown for PIC18F4682/4685 3: devices; individual unimplemented bits should be interpreted as '--'.

The PLLEN bit is only available in specific oscillator configurations; otherwise, it is disabled and reads as '0'. See Section 2.6.4 "PLL in INTOSC 4: Modes"

5: The RE3 bit is only available when Master Clear Reset is disabled (CONFIG3H<7> = 0); otherwise, RE3 reads as '0'. This bit is read-only.

RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When 6: disabled, these bits read as '0'.

7: CAN bits have multiple functions depending on the selected mode of the CAN module.

This register reads all '0's until the ECAN™ technology is set up in Mode 1 or Mode 2. 8:

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
TXB1CON	TXBIF	TXABT	TXLARB	TXERR	TXREQ	_	TXPRI1	TXPRI0	0000 0-00	56, 284
TXB2D7	TXB2D77	TXB2D76	TXB2D75	TXB2D74	TXB2D73	TXB2D72	TXB2D71	TXB2D70	XXXX XXXX	56, 286
TXB2D6	TXB2D67	TXB2D66	TXB2D65	TXB2D64	TXB2D63	TXB2D62	TXB2D61	TXB2D60	XXXX XXXX	57, 286
TXB2D5	TXB2D57	TXB2D56	TXB2D55	TXB2D54	TXB2D53	TXB2D52	TXB2D51	TXB2D50	XXXX XXXX	57, 286
TXB2D4	TXB2D47	TXB2D46	TXB2D45	TXB2D44	TXB2D43	TXB2D42	TXB2D41	TXB2D40	XXXX XXXX	57, 286
TXB2D3	TXB2D37	TXB2D36	TXB2D35	TXB2D34	TXB2D33	TXB2D32	TXB2D31	TXB2D30	XXXX XXXX	57, 286
TXB2D2	TXB2D27	TXB2D26	TXB2D25	TXB2D24	TXB2D23	TXB2D22	TXB2D21	TXB2D20	XXXX XXXX	57, 286
TXB2D1	TXB2D17	TXB2D16	TXB2D15	TXB2D14	TXB2D13	TXB2D12	TXB2D11	TXB2D10	XXXX XXXX	57, 286
TXB2D0	TXB2D07	TXB2D06	TXB2D05	TXB2D04	TXB2D03	TXB2D02	TXB2D01	TXB2D00	XXXX XXXX	57, 286
TXB2DLC	—	TXRTR	_	-	DLC3	DLC2	DLC1	DLC0	-x xxxx	57, 287
TXB2EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	XXXX XXXX	57, 286
TXB2EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	XXXX XXXX	57, 285
TXB2SIDL	SID2	SID1	SID0	-	EXIDE	-	EID17	EID16	xxxx x-xx	57, 285
TXB2SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxx- x-xx	57, 285
TXB2CON	TXBIF	TXABT	TXLARB	TXERR	TXREQ	_	TXPRI1	TXPRI0	0000 0-00	57, 284
RXM1EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	XXXX XXXX	57, 307
RXM1EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	XXXX XXXX	57, 307
RXM1SIDL	SID2	SID1	SID0	-	EXIDEN	-	EID17	EID16	xxx- x-xx	57, 307
RXM1SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	XXXX XXXX	57, 306
RXM0EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	XXXX XXXX	57, 307
RXM0EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	XXXX XXXX	57, 307
RXM0SIDL	SID2	SID1	SID0	_	EXIDEN	_	EID17	EID16	xxx- x-xx	57, 307
RXM0SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	XXXX XXXX	57, 306
RXF5EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	XXXX XXXX	57, 306
RXF5EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	XXXX XXXX	57, 306
RXF5SIDL	SID2	SID1	SID0	_	EXIDEN	_	EID17	EID16	xxx- x-xx	57, 305
RXF5SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	XXXX XXXX	57, 306
RXF4EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	XXXX XXXX	57, 306
RXF4EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	XXXX XXXX	57, 306
RXF4SIDL	SID2	SID1	SID0	_	EXIDEN	_	EID17	EID16	xxx- x-xx	57, 305
RXF4SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	XXXX XXXX	57, 306
RXF3EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	XXXX XXXX	57, 306
RXF3EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	XXXX XXXX	57, 306
RXF3SIDL	SID2	SID1	SID0	_	EXIDEN	_	EID17	EID16	xxx- x-xx	58, 305
RXF3SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	XXXX XXXX	58, 306
RXF2EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	XXXX XXXX	58, 306
RXF2EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	XXXX XXXX	58, 306
RXF2SIDL	SID2	SID1	SID0	—	EXIDEN	_	EID17	EID16	xxx- x-xx	58, 305
RXF2SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	XXXX XXXX	58, 306
RXF1EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	XXXX XXXX	58, 306
RXF1EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	XXXX XXXX	58, 306

TABLE 5-2: REGISTER FILE SUMMARY (PIC18F2682/2685/4682/4685) (CONTINUED)

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition. Shaded cells are unimplemented, read as '0'.

Note 1: Bit 21 of the PC is only available in Test mode and Serial Programming modes.

2: The SBOREN bit is only available when CONFIG2L<1:0> = 01; otherwise, it is disabled and reads as '0'. See Section 4.4 "Brown-out Reset (BOR)".

3: These registers and/or bits are not implemented on PIC18F2682/2685 devices and are read as '0'. Reset values are shown for PIC18F4682/4685 devices; individual unimplemented bits should be interpreted as '---'.

4: The PLLEN bit is only available in specific oscillator configurations; otherwise, it is disabled and reads as '0'. See Section 2.6.4 "PLL in INTOSC Modes".

5: The RE3 bit is only available when Master Clear Reset is disabled (CONFIG3H<7> = 0); otherwise, RE3 reads as '0'. This bit is read-only.

6: RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

7: CAN bits have multiple functions depending on the selected mode of the CAN module.

8: This register reads all '0's until the ECANTM technology is set up in Mode 1 or Mode 2.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on pages
RXF1SIDL	SID2	SID1	SID0	_	EXIDEN	_	EID17	EID16	xxx- x-xx	58, 305
RXF1SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	XXXX XXXX	58, 306
RXF0EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	XXXX XXXX	58, 306
RXF0EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	XXXX XXXX	58, 306
RXF0SIDL	SID2	SID1	SID0	_	EXIDEN	_	EID17	EID16	xxx- x-xx	58, 305
RXF0SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	XXXX XXXX	58, 306
B5D7 ⁽⁸⁾	B5D77	B5D76	B5D75	B5D74	B5D73	B5D72	B5D71	B5D70	XXXX XXXX	58, 302
B5D6 ⁽⁸⁾	B5D67	B5D66	B5D65	B5D64	B5D63	B5D62	B5D61	B5D60	XXXX XXXX	58, 302
B5D5 ⁽⁸⁾	B5D57	B5D56	B5D55	B5D54	B5D53	B5D52	B5D51	B5D50	XXXX XXXX	58, 302
B5D4 ⁽⁸⁾	B5D47	B5D46	B5D45	B5D44	B5D43	B5D42	B5D41	B5D40	XXXX XXXX	58, 302
B5D3 ⁽⁸⁾	B5D37	B5D36	B5D35	B5D34	B5D33	B5D32	B5D31	B5D30	XXXX XXXX	58, 302
B5D2 ⁽⁸⁾	B5D27	B5D26	B5D25	B5D24	B5D23	B5D22	B5D21	B5D20	XXXX XXXX	58, 302
B5D1 ⁽⁸⁾	B5D17	B5D16	B5D15	B5D14	B5D13	B5D12	B5D11	B5D10	XXXX XXXX	58, 302
B5D0 ⁽⁸⁾	B5D07	B5D06	B5D05	B5D04	B5D03	B5D02	B5D01	B5D00	XXXX XXXX	58, 302
B5DLC ⁽⁸⁾ Receive mode	—	RXRTR	RB1	RB0	DLC3	DLC2	DLC1	DLC0	-xxx xxxx	58, 303
B5DLC ⁽⁸⁾ Transmit mode	-	TXRTR	—	_	DLC3	DLC2	DLC1	DLC0	-x xxxx	58, 304
B5EIDL ⁽⁸⁾	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	XXXX XXXX	58, 301
B5EIDH ⁽⁸⁾	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	XXXX XXXX	58, 301
B5SIDL ⁽⁸⁾ Receive mode	SID2	SID1	SID0	SRR	EXID	_	EID17	EID16	XXXX X-XX	58, 300
B5SIDL ⁽⁸⁾ Transmit mode	SID2	SID1	SID0	_	EXIDE	_	EID17	EID16	xxx- x-xx	58, 300
B5SIDH ⁽⁸⁾	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	XXXX X-XX	58, 299
B5CON ⁽⁸⁾ Receive mode	RXFUL	RXM1	RXRTRRO	FILHIT4	FILHIT3	FILHIT2	FILHIT1	FILHITO	0000 0000	58, 298
B5CON ⁽⁸⁾ Transmit mode	TXBIF	TXABT	TXLARB	TXERR	TXREQ	RTREN	TXPRI1	TXPRI0	0000 0000	58, 298
B4D7 ⁽⁸⁾	B4D77	B4D76	B4D75	B4D74	B4D73	B4D72	B4D71	B4D70	XXXX XXXX	58, 302
B4D6 ⁽⁸⁾	B4D67	B4D66	B4D65	B4D64	B4D63	B4D62	B4D61	B4D60	XXXX XXXX	58, 302
B4D5 ⁽⁸⁾	B4D57	B4D56	B4D55	B4D54	B4D53	B4D52	B4D51	B4D50	XXXX XXXX	58, 302
B4D4 ⁽⁸⁾	B4D47	B4D46	B4D45	B4D44	B4D43	B4D42	B4D41	B4D40	XXXX XXXX	59, 302
B4D3 ⁽⁸⁾	B4D37	B4D36	B4D35	B4D34	B4D33	B4D32	B4D31	B4D30	XXXX XXXX	59, 302
B4D2 ⁽⁸⁾	B4D27	B4D26	B4D25	B4D24	B4D23	B4D22	B4D21	B4D20	XXXX XXXX	59, 302
B4D1 ⁽⁸⁾	B4D17	B4D16	B4D15	B4D14	B4D13	B4D12	B4D11	B4D10	XXXX XXXX	59, 302
B4D0 ⁽⁸⁾	B4D07	B4D06	B4D05	B4D04	B4D03	B4D02	B4D01	B4D00	XXXX XXXX	58, 302
B4DLC ⁽⁸⁾ Receive mode	_	RXRTR	RB1	RB0	DLC3	DLC2	DLC1	DLC0	-xxx xxxx	58, 303
B4DLC ⁽⁸⁾ Transmit mode	_	TXRTR	—	—	DLC3	DLC2	DLC1	DLC0	-x xxxx	58, 304
B4EIDL ⁽⁸⁾	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	XXXX XXXX	59, 301
B4EIDH ⁽⁸⁾	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	XXXX XXXX	59, 301

DECISTED FILE CUMMADY (DICASE2002/2005/4002/4005) (CONTINUED)

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition. Shaded cells are unimplemented, read as '0'.

Note 1: Bit 21 of the PC is only available in Test mode and Serial Programming modes.

2: The SBOREN bit is only available when CONFIG2L<1:0> = 01; otherwise, it is disabled and reads as '0'. See Section 4.4 "Brown-out Reset (BOR)".

These registers and/or bits are not implemented on PIC18F2682/2685 devices and are read as '0'. Reset values are shown for PIC18F4682/4685 3: devices; individual unimplemented bits should be interpreted as '---'

The PLLEN bit is only available in specific oscillator configurations; otherwise, it is disabled and reads as '0'. See Section 2.6.4 "PLL in INTOSC 4: Modes"

The RE3 bit is only available when Master Clear Reset is disabled (CONFIG3H<7> = 0); otherwise, RE3 reads as '0'. This bit is read-only. 5:

6: RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

CAN bits have multiple functions depending on the selected mode of the CAN module. 7:

This register reads all '0's until the ECAN™ technology is set up in Mode 1 or Mode 2. 8:

TABLE 5-2		919 I ER F	ILE SUM		PIC18F268	32/2685/46	82/4685) (0	JONTINUE	:D)	ŀ
File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
B4SIDL ⁽⁸⁾ Receive mode	SID2	SID1	SID0	SRR	EXID	_	EID17	EID16	XXXX X-XX	58, 300
B4SIDL ⁽⁸⁾ Transmit mode	SID2	SID1	SID0	-	EXIDE	—	EID17	EID16	xxx- x-xx	58, 300
B4SIDH ⁽⁸⁾	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	XXXX XXXX	59, 299
B4CON ⁽⁸⁾ Receive mode	RXFUL	RXM1	RXRTRRO	FILHIT4	FILHIT3	FILHIT2	FILHIT1	FILHIT0	0000 0000	59, 298
B4CON ⁽⁸⁾ Transmit mode	TXBIF	TXABT	TXLARB	TXERR	TXREQ	RTREN	TXPRI1	TXPRI0	0000 0000	59, 298
B3D7 ⁽⁸⁾	B3D77	B3D76	B3D75	B3D74	B3D73	B3D72	B3D71	B3D70	XXXX XXXX	59, 302
B3D6 ⁽⁸⁾	B3D67	B3D66	B3D65	B3D64	B3D63	B3D62	B3D61	B3D60	XXXX XXXX	59, 302
B3D5 ⁽⁸⁾	B3D57	B3D56	B3D55	B3D54	B3D53	B3D52	B3D51	B3D50	XXXX XXXX	59, 302
B3D4 ⁽⁸⁾	B3D47	B3D46	B3D45	B3D44	B3D43	B3D42	B3D41	B3D40	XXXX XXXX	59, 302
B3D3 ⁽⁸⁾	B3D37	B3D36	B3D35	B3D34	B3D33	B3D32	B3D31	B3D30	XXXX XXXX	59, 302
B3D2 ⁽⁸⁾	B3D27	B3D26	B3D25	B3D24	B3D23	B3D22	B3D21	B3D20	XXXX XXXX	59, 302
B3D1 ⁽⁸⁾	B3D17	B3D16	B3D15	B3D14	B3D13	B3D12	B3D11	B3D10	XXXX XXXX	59, 302
B3D0 ⁽⁸⁾	B3D07	B3D06	B3D05	B3D04	B3D03	B3D02	B3D01	B3D00	XXXX XXXX	59, 302
B3DLC ⁽⁸⁾ Receive mode	-	RXRTR	RB1	RB0	DLC3	DLC2	DLC1	DLC0	-xxx xxxx	58, 303
B3DLC ⁽⁸⁾ Transmit mode	_	TXRTR	—	_	DLC3	DLC2	DLC1	DLC0	-x xxxx	58, 304
B3EIDL ⁽⁸⁾	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	XXXX XXXX	59, 301
B3EIDH ⁽⁸⁾	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	XXXX XXXX	59, 301
B3SIDL ⁽⁸⁾ Receive mode	SID2	SID1	SID0	SRR	EXID	_	EID17	EID16	XXXX X-XX	58, 300
B3SIDL ⁽⁸⁾ Transmit mode	SID2	SID1	SID0	—	EXIDE	_	EID17	EID16	xxx- x-xx	58, 300
B3SIDH ⁽⁸⁾	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	XXXX XXXX	59, 299
B3CON ⁽⁸⁾ Receive mode	RXFUL	RXM1	RXRTRRO	FILHIT4	FILHIT3	FILHIT2	FILHIT1	FILHIT0	0000 0000	59, 298
B3CON ⁽⁸⁾ Transmit mode	TXBIF	TXABT	TXLARB	TXERR	TXREQ	RTREN	TXPRI1	TXPRI0	0000 0000	59, 298
B2D7 ⁽⁸⁾	B2D77	B2D76	B2D75	B2D74	B2D73	B2D72	B2D71	B2D70	XXXX XXXX	59, 302
B2D6 ⁽⁸⁾	B2D67	B2D66	B2D65	B2D64	B2D63	B2D62	B2D61	B2D60	XXXX XXXX	59, 302
B2D5 ⁽⁸⁾	B2D57	B2D56	B2D55	B2D54	B2D53	B2D52	B2D51	B2D50	XXXX XXXX	59, 302
B2D4 ⁽⁸⁾	B2D47	B2D46	B2D45	B2D44	B2D43	B2D42	B2D41	B2D40	XXXX XXXX	59, 302
B2D3 ⁽⁸⁾	B2D37	B2D36	B2D35	B2D34	B2D33	B2D32	B2D31	B2D30	XXXX XXXX	59, 302
B2D2 ⁽⁸⁾	B2D27	B2D26	B2D25	B2D24	B2D23	B2D22	B2D21	B2D20	XXXX XXXX	59, 302
B2D1 ⁽⁸⁾	B2D17	B2D16	B2D15	B2D14	B2D13	B2D12	B2D11	B2D10	XXXX XXXX	60, 302
B2D0 ⁽⁸⁾	B2D07	B2D06	B2D05	B2D04	B2D03	B2D02	B2D01	B2D00	XXXX XXXX	60, 302
B2DLC ⁽⁸⁾ Receive mode	_	RXRTR	RB1	RB0	DLC3	DLC2	DLC1	DLC0	-xxx xxxx	58, 303
B2DLC ⁽⁸⁾ Transmit mode	—	TXRTR	—	—	DLC3	DLC2	DLC1	DLC0	-x xxxx	58, 304

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition. Shaded cells are unimplemented, read as '0'.

Note 1: Bit 21 of the PC is only available in Test mode and Serial Programming modes.

The SBOREN bit is only available when CONFIG2L<1:0> = 01; otherwise, it is disabled and reads as '0'. See Section 4.4 "Brown-out Reset 2: (BOR)"

These registers and/or bits are not implemented on PIC18F2682/2685 devices and are read as '0'. Reset values are shown for PIC18F4682/4685 3: devices; individual unimplemented bits should be interpreted as '--'.

The PLLEN bit is only available in specific oscillator configurations; otherwise, it is disabled and reads as '0'. See Section 2.6.4 "PLL in INTOSC 4: Modes"

5: The RE3 bit is only available when Master Clear Reset is disabled (CONFIG3H<7> = 0); otherwise, RE3 reads as '0'. This bit is read-only.

RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When 6: disabled, these bits read as '0'.

7: CAN bits have multiple functions depending on the selected mode of the CAN module.

8: This register reads all '0's until the ECAN™ technology is set up in Mode 1 or Mode 2.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
B2EIDL ⁽⁸⁾	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	XXXX XXXX	60, 301
B2EIDH ⁽⁸⁾	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	XXXX XXXX	60, 301
B2SIDL ⁽⁸⁾ Receive mode	SID2	SID1	SID0	SRR	EXID	_	EID17	EID16	XXXX X-XX	58, 300
B2SIDL ⁽⁸⁾ Transmit mode	SID2	SID1	SID0	—	EXIDE		EID17	EID16	xxx- x-xx	58, 300
B2SIDH ⁽⁸⁾	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	XXXX XXXX	60, 299
B2CON ⁽⁸⁾ Receive mode	RXFUL	RXM1	RXRTRRO	FILHIT4	FILHIT3	FILHIT2	FILHIT1	FILHITO	0000 0000	60, 298
B2CON ⁽⁸⁾ Transmit mode	TXBIF	RXM1	TXLARB	TXERR	TXREQ	RTREN	TXPRI1	TXPRI0	0000 0000	60, 298
B1D7 ⁽⁸⁾	B1D77	B1D76	B1D75	B1D74	B1D73	B1D72	B1D71	B1D70	XXXX XXXX	60, 302
B1D6 ⁽⁸⁾	B1D67	B1D66	B1D65	B1D64	B1D63	B1D62	B1D61	B1D60	XXXX XXXX	60, 302
B1D5 ⁽⁸⁾	B1D57	B1D56	B1D55	B1D54	B1D53	B1D52	B1D51	B1D50	XXXX XXXX	60, 302
B1D4 ⁽⁸⁾	B1D47	B1D46	B1D45	B1D44	B1D43	B1D42	B1D41	B1D40	XXXX XXXX	60, 302
B1D3 ⁽⁸⁾	B1D37	B1D36	B1D35	B1D34	B1D33	B1D32	B1D31	B1D30	XXXX XXXX	60, 302
B1D2 ⁽⁸⁾	B1D27	B1D26	B1D25	B1D24	B1D23	B1D22	B1D21	B1D20	XXXX XXXX	60, 302
B1D1 ⁽⁸⁾	B1D17	B1D16	B1D15	B1D14	B1D13	B1D12	B1D11	B1D10	XXXX XXXX	60, 302
B1D0 ⁽⁸⁾	B1D07	B1D06	B1D05	B1D04	B1D03	B1D02	B1D01	B1D00	XXXX XXXX	60, 302
B1DLC ⁽⁸⁾ Receive mode	_	RXRTR	RB1	RB0	DLC3	DLC2	DLC1	DLC0	-xxx xxxx	58, 303
B1DLC ⁽⁸⁾ Transmit mode	_	TXRTR	—	_	DLC3	DLC2	DLC1	DLC0	-x xxxx	58, 304
B1EIDL ⁽⁸⁾	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	XXXX XXXX	60, 301
B1EIDH ⁽⁸⁾	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	XXXX XXXX	60, 301
B1SIDL ⁽⁸⁾ Receive mode	SID2	SID1	SID0	SRR	EXID		EID17	EID16	XXXX X-XX	58, 300
B1SIDL ⁽⁸⁾ Transmit mode	SID2	SID1	SID0	—	EXIDE		EID17	EID16	xxx- x-xx	58, 300
B1SIDH ⁽⁸⁾	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	XXXX XXXX	60, 299
B1CON ⁽⁸⁾ Receive mode	RXFUL	RXM1	RXRTRRO	FILHIT4	FILHIT3	FILHIT2	FILHIT1	FILHITO	0000 0000	60, 298
B1CON ⁽⁸⁾ Transmit mode	TXBIF	TXABT	TXLARB	TXERR	TXREQ	RTREN	TXPRI1	TXPRI0	0000 0000	60, 298
B0D7 ⁽⁸⁾	B0D77	B0D76	B0D75	B0D74	B0D73	B0D72	B0D71	B0D70	XXXX XXXX	60, 302
B0D6 ⁽⁸⁾	B0D67	B0D66	B0D65	B0D64	B0D63	B0D62	B0D61	B0D60	XXXX XXXX	60, 302
B0D5 ⁽⁸⁾	B0D57	B0D56	B0D55	B0D54	B0D53	B0D52	B0D51	B0D50	XXXX XXXX	60, 302
B0D4 ⁽⁸⁾	B0D47	B0D46	B0D45	B0D44	B0D43	B0D42	B0D41	B0D40	XXXX XXXX	60, 302
B0D3 ⁽⁸⁾	B0D37	B0D36	B0D35	B0D34	B0D33	B0D32	B0D31	B0D30	XXXX XXXX	60, 302
B0D2 ⁽⁸⁾	B0D27	B0D26	B0D25	B0D24	B0D23	B0D22	B0D21	B0D20	XXXX XXXX	60, 302
B0D1 ⁽⁸⁾	B0D17	B0D16	B0D15	B0D14	B0D13	B0D12	B0D11	B0D10	XXXX XXXX	60, 302
B0D0 ⁽⁸⁾	B0D07	B0D06	B0D05	B0D04	B0D03	B0D02	B0D01	B0D00	XXXX XXXX	60, 302
B0DLC ⁽⁸⁾ Receive mode	_	RXRTR	RB1	RB0	DLC3	DLC2	DLC1	DLC0	-xxx xxxx	58, 303

TABLE 5-2:REGISTER FILE SUMMARY (PIC18F2682/2685/4682/4685) (CONTINUED)

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition. Shaded cells are unimplemented, read as '0'.

Note 1: Bit 21 of the PC is only available in Test mode and Serial Programming modes.

2: The SBOREN bit is only available when CONFIG2L<1:0> = 01; otherwise, it is disabled and reads as '0'. See Section 4.4 "Brown-out Reset (BOR)".

3: These registers and/or bits are not implemented on PIC18F2682/2685 devices and are read as '0'. Reset values are shown for PIC18F4682/4685 devices; individual unimplemented bits should be interpreted as '--'.

4: The PLLEN bit is only available in specific oscillator configurations; otherwise, it is disabled and reads as '0'. See Section 2.6.4 "PLL in INTOSC Modes".

5: The RE3 bit is only available when Master Clear Reset is disabled (CONFIG3H<7> = 0); otherwise, RE3 reads as '0'. This bit is read-only.

6: RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

7: CAN bits have multiple functions depending on the selected mode of the CAN module.

8: This register reads all '0's until the ECAN[™] technology is set up in Mode 1 or Mode 2.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
B0DLC ⁽⁸⁾ Transmit mode	-	TXRTR	—	_	DLC3	DLC2	DLC1	DLC0	-x xxxx	58, 304
B0EIDL ⁽⁸⁾	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	XXXX XXXX	61, 301
B0EIDH ⁽⁸⁾	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	XXXX XXXX	61, 301
B0SIDL ⁽⁸⁾ Receive mode	SID2	SID1	SID0	SRR	EXID	_	EID17	EID16	XXXX X-XX	58, 300
B0SIDL ⁽⁸⁾ Transmit mode	SID2	SID1	SID0		EXIDE	_	EID17	EID16	xxx- x-xx	58, 300
B0SIDH ⁽⁸⁾	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	XXXX XXXX	61, 299
B0CON ⁽⁸⁾ Receive mode	RXFUL	RXM1	RXRTRRO	FILHIT4	FILHIT3	FILHIT2	FILHIT1	FILHITO	0000 0000	60, 298
B0CON ⁽⁸⁾ Transmit mode	TXBIF	TXABT	TXLARB	TXERR	TXREQ	RTREN	TXPRI1	TXPRI0	0000 0000	60, 298
TXBIE	_	—	—	TXB2IE	TXB1IE	TXB0IE	_	_	0 00	61, 321
BIE0	B5IE	B4IE	B3IE	B2IE	B1IE	B0IE	RXB1IE	RXB0IE	0000 0000	61, 321
BSEL0	B5TXEN	B4TXEN	B3TXEN	B2TXEN	B1TXEN	B0TXEN	_	_	0000 00	61, 304
MSEL3	FIL15_1	FIL15_0	FIL14_1	FIL14_0	FIL13_1	FIL13_0	FIL12_1	FIL12_0	0000 0000	61, 313
MSEL2	FIL11_1	FIL11_0	FIL10_1	FIL10_0	FIL9_1	FIL9_0	FIL8_1	FIL8_0	0000 0000	61, 312
MSEL1	FIL7_1	FIL7_0	FIL6_1	FIL6_0	FIL5_1	FIL5_0	FIL4_1	FIL4_0	0000 0101	61, 311
MSEL0	FIL3_1	FIL3_0	FIL2_1	FIL2_0	FIL1_1	FIL1_0	FIL0_1	FIL0_0	0101 0000	61, 310
RXFBCON7	F15BP_3	F15BP_2	F15BP_1	F15BP_0	F14BP_3	F14BP_2	F14BP_1	F14BP_0	0000 0000	61, 309
RXFBCON6	F13BP_3	F13BP_2	F13BP_1	F13BP_0	F12BP_3	F12BP_2	F12BP_1	F12BP_0	0000 0000	61, 309
RXFBCON5	F11BP_3	F11BP_2	F11BP_1	F11BP_0	F10BP_3	F10BP_2	F10BP_1	F10BP_0	0000 0000	61, 309
RXFBCON4	F9BP_3	F9BP_2	F9BP_1	F9BP_0	F8BP_3	F8BP_2	F8BP_1	F8BP_0	0000 0000	61, 309
RXFBCON3	F7BP_3	F7BP_2	F7BP_1	F7BP_0	F6BP_3	F6BP_2	F6BP_1	F6BP_0	0000 0000	61, 309
RXFBCON2	F5BP_3	F5BP_2	F5BP_1	F5BP_0	F4BP_3	F4BP_2	F4BP_1	F4BP_0	0001 0001	61, 309
RXFBCON1	F3BP_3	F3BP_2	F3BP_1	F3BP_0	F2BP_3	F2BP_2	F2BP_1	F2BP_0	0001 0001	61, 309
RXFBCON0	F1BP_3	F1BP_2	F1BP_1	F1BP_0	F0BP_3	F0BP_2	F0BP_1	F0BP_0	0000 0000	61, 309
SDFLC	_	—	_	FLC4	FLC3	FLC2	FLC1	FLC0	0 0000	61, 308
RXFCON1	RXF15EN	RXF14EN	RXF13EN	RXF12EN	RXF11EN	RXF10EN	RXF9EN	RXF8EN	0000 0000	61, 308
RXFCON0	RXF7EN	RXF6EN	RXF5EN	RXF4EN	RXF3EN	RXF2EN	RXF1EN	RXF0EN	0000 0000	61, 308
RXF15EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	XXXX XXXX	61, 306
RXF15EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	XXXX XXXX	61, 306
RXF15SIDL	SID2	SID1	SID0	_	EXIDEN	_	EID17	EID16	xxx- x-xx	61, 305
RXF15SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	XXXX XXXX	61, 305
RXF14EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	XXXX XXXX	61, 306
RXF14EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	XXXX XXXX	61, 306
RXF14SIDL	SID2	SID1	SID0	—	EXIDEN	_	EID17	EID16	xxx- x-xx	61, 305
RXF14SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	XXXX XXXX	61, 305
RXF13EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	XXXX XXXX	62, 306
RXF13EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	XXXX XXXX	62, 306
RXF13SIDL	SID2	SID1	SID0	_	EXIDEN	_	EID17	EID16	xxx- x-xx	62, 305
RXF13SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	XXXX XXXX	62, 305

TABLE 5-2:REGISTER FILE SUMMARY (PIC18F2682/2685/4682/4685) (CONTINUED)

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition. Shaded cells are unimplemented, read as '0'. Note 1: Bit 21 of the PC is only available in Test mode and Serial Programming modes.

e 1: Bit 21 of the PC is only available in Test mode and Serial Programming modes.

2: The SBOREN bit is only available when CONFIG2L<1:0> = 01; otherwise, it is disabled and reads as '0'. See Section 4.4 "Brown-out Reset (BOR)".

3: These registers and/or bits are not implemented on PIC18F2682/2685 devices and are read as '0'. Reset values are shown for PIC18F4682/4685 devices; individual unimplemented bits should be interpreted as '---'.

4: The PLLEN bit is only available in specific oscillator configurations; otherwise, it is disabled and reads as '0'. See Section 2.6.4 "PLL in INTOSC Modes".

5: The RE3 bit is only available when Master Clear Reset is disabled (CONFIG3H<7> = 0); otherwise, RE3 reads as '0'. This bit is read-only.

6: RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

7: CAN bits have multiple functions depending on the selected mode of the CAN module.

8: This register reads all '0's until the ECAN[™] technology is set up in Mode 1 or Mode 2.

TABLE 5-2	. KEU	JUSIER	ILE SUI		10107200	52/2005/40	02/4005) ((CONTINUE	(ט	-
File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page
RXF12EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	XXXX XXXX	62, 306
RXF12EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	XXXX XXXX	62, 306
RXF12SIDL	SID2	SID1	SID0	_	EXIDEN	_	EID17	EID16	xxx- x-xx	62, 305
RXF12SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	XXXX XXXX	62, 305
RXF11EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	XXXX XXXX	62, 306
RXF11EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	XXXX XXXX	62, 306
RXF11SIDL	SID2	SID1	SID0	_	EXIDEN	_	EID17	EID16	xxx- x-xx	62, 305
RXF11SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	XXXX XXXX	62, 305
RXF10EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	XXXX XXXX	62, 306
RXF10EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	XXXX XXXX	62, 306
RXF10SIDL	SID2	SID1	SID0	_	EXIDEN	_	EID17	EID16	xxx- x-xx	62, 305
RXF10SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	XXXX XXXX	62, 305
RXF9EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	XXXX XXXX	62, 306
RXF9EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	XXXX XXXX	62, 306
RXF9SIDL	SID2	SID1	SID0	_	EXIDEN	_	EID17	EID16	xxx- x-xx	62, 305
RXF9SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	XXXX XXXX	62, 305
RXF8EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	XXXX XXXX	62, 306
RXF8EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	XXXX XXXX	62, 306
RXF8SIDL	SID2	SID1	SID0	_	EXIDEN	_	EID17	EID16	xxx- x-xx	62, 305
RXF8SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	XXXX XXXX	62, 305
RXF7EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	XXXX XXXX	62, 306
RXF7EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	XXXX XXXX	62, 306
RXF7SIDL	SID2	SID1	SID0	_	EXIDEN	_	EID17	EID16	xxx- x-xx	62, 305
RXF7SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	XXXX XXXX	62, 305
RXF6EIDL	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	XXXX XXXX	62, 306
RXF6EIDH	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	XXXX XXXX	62, 306
RXF6SIDL	SID2	SID1	SID0	—	EXIDEN	—	EID17	EID16	xxx- x-xx	62, 305
RXF6SIDH	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	XXXX XXXX	62, 305

TABLE 5-2:REGISTER FILE SUMMARY (PIC18F2682/2685/4682/4685) (CONTINUED)

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition. Shaded cells are unimplemented, read as '0'.

Note 1: Bit 21 of the PC is only available in Test mode and Serial Programming modes.

2: The SBOREN bit is only available when CONFIG2L<1:0> = 01; otherwise, it is disabled and reads as '0'. See Section 4.4 "Brown-out Reset (BOR)".

3: These registers and/or bits are not implemented on PIC18F2682/2685 devices and are read as '0'. Reset values are shown for PIC18F4682/4685 devices; individual unimplemented bits should be interpreted as '---'.

4: The PLLEN bit is only available in specific oscillator configurations; otherwise, it is disabled and reads as '0'. See Section 2.6.4 "PLL in INTOSC Modes".

5: The RE3 bit is only available when Master Clear Reset is disabled (CONFIG3H<7> = 0); otherwise, RE3 reads as '0'. This bit is read-only.

6: RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

7: CAN bits have multiple functions depending on the selected mode of the CAN module.

8: This register reads all '0's until the ECAN[™] technology is set up in Mode 1 or Mode 2.

5.3.5 STATUS REGISTER

The STATUS register, shown in Register 5-2, contains the arithmetic status of the ALU. As with any other SFR, it can be the operand for any instruction.

If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV or N bits, the results of the instruction are not written; instead, the status is updated according to the instruction performed. Therefore, the result of an instruction with the STATUS register as its destination may be different than intended. As an example, CLRF STATUS will set the Z bit and leave the remaining Status bits unchanged ('000u u1uu'). It is recommended that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the Z, C, DC, OV or N bits in the STATUS register.

For other instructions that do not affect Status bits, see the instruction set summaries in Table 25-2 and Table 25-3.

Note: The C and DC bits operate as the borrow and digit borrow bits respectively in subtraction.

REGISTER 5-2: STATUS REGISTER

REGIST								
U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
	—	—	N	OV	Z	DC	, v	
oit 7							bit	
_egend:								
R = Read	lable bit	W = Writable	bit	U = Unimpler	nented bit, rea	nd as '0'		
-n = Valu	e at POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unknown		
bit 7-5	Unimplom	ented: Read as	' ∩'					
oit 4	-		0					
UIL 4	Ν: Negative This bit is υ (ALU MSB	used for signed a	rithmetic (2's o	complement). It	indicates whe	ther the result w	vas negative	
		was negative was positive						
bit 3	which caus 1 = Overflo	used for signed a ses the sign bit (t w occurred for s	oit 7 of the resu	ult) to change s	tate.		bit magnitude	
		rflow occurred						
bit 2	Z: Zero bit							
		sult of an arithme sult of an arithme			ero			
bit 1		arry/Borrow bit ⁽¹ ADDLW, SUBLW		structions:				
	1 = A carry	r-out from the 4th ry-out from the 4	low-order bit	of the result oc	curred			
bit 0	C: Carry/B	-						
		ADDLW, SUBLW	and SUBWF ins	structions:				
	•	-out from the Mo	•					
		ry-out from the M	iost Signinican					
Note 1:	,	polarity is revers ate (RRF, RLF) ir						
2:	For Borrow, the operand. For rot source register.	polarity is revers tate (RRF, RLF) in						

5.4 Data Addressing Modes

Note: The execution of some instructions in the core PIC18 instruction set are changed when the PIC18 extended instruction set is enabled. See Section 5.6 "Data Memory and the Extended Instruction Set" for more information.

While the program memory can be addressed in only one way – through the program counter – information in the data memory space can be addressed in several ways. For most instructions, the addressing mode is fixed. Other instructions may use up to three modes, depending on which operands are used and whether or not the extended instruction set is enabled.

The addressing modes are:

- Inherent
- Literal
- Direct
- Indirect

An additional addressing mode, Indexed Literal Offset, is available when the extended instruction set is enabled (XINST Configuration bit = 1). Its operation is discussed in greater detail in **Section 5.6.1 "Indexed Addressing with Literal Offset**".

5.4.1 INHERENT AND LITERAL ADDRESSING

Many PIC18 control instructions do not need any argument at all. They either perform an operation that globally affects the device or they operate implicitly on one register. This addressing mode is known as Inherent Addressing. Examples include SLEEP, RESET and DAW.

Other instructions work in a similar way but require an additional explicit argument in the opcode. This is known as Literal Addressing mode because they require some literal value as an argument. Examples include ADDLW and MOVLW which, respectively, add or move a literal value to the W register. Other examples include CALL and GOTO, which include a 20-bit program memory address.

5.4.2 DIRECT ADDRESSING

Direct Addressing mode specifies all or part of the source and/or destination address of the operation within the opcode itself. The options are specified by the arguments accompanying the instruction.

In the core PIC18 instruction set, bit-oriented and byteoriented instructions use some version of Direct Addressing by default. All of these instructions include some 8-bit literal address as their Least Significant Byte. This address specifies either a register address in one of the banks of data RAM (Section 5.3.3 "General **Purpose Register File**") or a location in the Access Bank (Section 5.3.2 "Access Bank") as the data source for the instruction.

The Access RAM bit 'a' determines how the address is interpreted. When 'a' is '1', the contents of the BSR (Section 5.3.1 "Bank Select Register (BSR)") are used with the address to determine the complete 12-bit address of the register. When 'a' is '0', the address is interpreted as being a register in the Access Bank. Addressing that uses the Access RAM is sometimes also known as Direct Forced Addressing mode.

A few instructions, such as MOVFF, include the entire 12-bit address (either source or destination) in their opcodes. In those cases, the BSR is ignored entirely.

The destination of the operation's results is determined by the destination bit 'd'. When 'd' is '1', the results are stored back in the source register, overwriting its original contents. When 'd' is '0', the results are stored in the W register. Instructions without the 'd' argument have a destination that is implicit in the instruction. Their destination is either the target register being operated on or the W register.

5.4.3 INDIRECT ADDRESSING

Indirect Addressing allows the user to access a location in data memory without giving a fixed address in the instruction. This is done by using File Select Registers (FSRs) as pointers to the locations to be read or written to. Since the FSRs are themselves located in RAM as Special Function Registers, they can also be directly manipulated under program control. This makes FSRs very useful in implementing data structures, such as tables and arrays in data memory.

The registers for Indirect Addressing are also implemented with Indirect File Operands (INDFs) that permit automatic manipulation of the pointer value with auto-incrementing, auto-decrementing or offsetting with another value. This allows for efficient code, using loops, such as the example of clearing an entire RAM bank in Example 5-5.

EXAMPLE 5-5: HOW TO CLEAR RAM (BANK 1) USING INDIRECT ADDRESSING


	LFSR	FSR0,	100h	;	
NEXT	CLRF	POSTIN	20	;	Clear INDF
				;	register then
				;	inc pointer
	BTFSS	FSROH,	1	;	All done with
				;	Bankl?
	BRA	NEXT		;	NO, clear next
CONTINU	E			;	YES, continue

5.4.3.1 FSR Registers and the INDF Operand

At the core of Indirect Addressing are three sets of registers: FSR0, FSR1 and FSR2. Each represents a pair of 8-bit registers: FSRnH and FSRnL. The four upper bits of the FSRnH register are not used, so each FSR pair holds a 12-bit value. This represents a value that can address the entire range of the data memory in a linear fashion. The FSR register pairs, then, serve as pointers to data memory locations.

Indirect Addressing is accomplished with a set of Indirect File Operands: INDF0 through INDF2. These can be thought of as "virtual" registers: they are mapped in the SFR space, but are not physically implemented. Reading or writing to a particular INDF register actually accesses its corresponding FSR register pair. A read from INDF1, for example, reads the data at the address indicated by FSR1H:FSR1L. Instructions that use the INDF registers as operands actually use the contents of their corresponding FSR as a pointer to the instruction's target. The INDF operand is just a convenient way of using the pointer.

Because Indirect Addressing uses a full 12-bit address, data RAM banking is not necessary. Thus, the current contents of the BSR and Access RAM bit have no effect on determining the target address.



5.4.3.2 FSR Registers and POSTINC, POSTDEC, PREINC and PLUSW

In addition to the INDF operand, each FSR register pair also has four additional indirect operands. Like INDF, these are "virtual" registers that cannot be indirectly read or written to. Accessing these registers actually accesses the associated FSR register pair, but also performs a specific action on its stored value. They are:

- POSTDEC: accesses the FSR value, then automatically decrements it by 1 afterwards
- POSTINC: accesses the FSR value, then automatically increments it by 1 afterwards
- PREINC: increments the FSR value by 1, then uses it in the operation
- PLUSW: adds the signed value of the W register (range of -127 to 128) to that of the FSR and uses the new value in the operation.

In this context, accessing an INDF register uses the value in the FSR registers without changing them. Similarly, accessing a PLUSW register gives the FSR value offset by that in the W register; neither value is actually changed in the operation. Accessing the other virtual registers changes the value of the FSR registers.

Operations on the FSRs with POSTDEC, POSTINC and PREINC affect the entire register pair; that is, rollovers of the FSRnL register from FFh to 00h carry over to the FSRnH register. On the other hand, results of these operations do not change the value of any flags in the STATUS register (e.g., Z, N, OV, etc.).

The PLUSW register can be used to implement a form of Indexed Addressing in the data memory space. By manipulating the value in the W register, users can reach addresses that are fixed offsets from pointer addresses. In some applications, this can be used to implement some powerful program control structure, such as software stacks, inside of data memory.

5.4.3.3 Operations by FSRs on FSRs

Indirect Addressing operations that target other FSRs or virtual registers represent special cases. For example, using an FSR to point to one of the virtual registers will not result in successful operations. As a specific case, assume that the FSR0H:FSR0L pair contains FE7h, the address of INDF1. Attempts to read the value of the INDF1 using INDF0 as an operand will return 00h. Attempts to write to INDF1 using INDF0 as the operand will result in a NOP.

On the other hand, using the virtual registers to write to an FSR pair may not occur as planned. In these cases, the value will be written to the FSR pair but without any incrementing or decrementing. Thus, writing to INDF2 or POSTDEC2 will write the same value to the FSR2H:FSR2L pair.

Since the FSRs are physical registers mapped in the SFR space, they can be manipulated through all direct operations. Users should proceed cautiously when working on these registers, particularly if their code uses Indirect Addressing.

Similarly, operations by Indirect Addressing are generally permitted on all other SFRs. Users should exercise the appropriate caution that they do not inadvertently change settings that might affect the operation of the device.

5.5 Program Memory and the Extended Instruction Set

The operation of program memory is unaffected by the use of the extended instruction set.

Enabling the extended instruction set adds eight additional two-word commands to the existing PIC18 instruction set: ADDFSR, ADDULNK, CALLW, MOVSF, MOVSS, PUSHL, SUBFSR and SUBULNK. These instructions are executed as described in Section 5.2.4 "Two-Word Instructions".

5.6 Data Memory and the Extended Instruction Set

Enabling the PIC18 extended instruction set (XINST Configuration bit = 1) significantly changes certain aspects of data memory and its addressing. Specifically, the use of the Access Bank for many of the core PIC18 instructions is different. This is due to the introduction of a new addressing mode for the data memory space. This mode also alters the behavior of Indirect Addressing using FSR2 and its associated operands.

What does not change is just as important. The size of the data memory space is unchanged, as well as its linear addressing. The SFR map remains the same. Core PIC18 instructions can still operate in both Direct and Indirect Addressing mode; inherent and literal instructions do not change at all. Indirect Addressing with FSR0 and FSR1 also remains unchanged.

5.6.1 INDEXED ADDRESSING WITH LITERAL OFFSET

Enabling the PIC18 extended instruction set changes the behavior of Indirect Addressing using the FSR2 register pair and its associated file operands. Under the proper conditions, instructions that use the Access Bank – that is, most bit-oriented and byte-oriented – instructions – can invoke a form of Indexed Addressing using an offset specified in the instruction. This special addressing mode is known as Indexed Addressing with Literal Offset or Indexed Literal Offset mode. When using the extended instruction set, this addressing mode requires the following:

- The use of the Access Bank is forced ('a' = 0); and
- The file address argument is less than or equal to 5Fh.

Under these conditions, the file address of the instruction is not interpreted as the lower byte of an address (used with the BSR in Direct Addressing), or as an 8-bit address in the Access Bank. Instead, the value is interpreted as an offset value to an Address Pointer, specified by FSR2. The offset and the contents of FSR2 are added to obtain the target address of the operation.


5.6.2 INSTRUCTIONS AFFECTED BY INDEXED LITERAL OFFSET MODE

Any of the core PIC18 instructions that can use Direct Addressing are potentially affected by the Indexed Literal Offset Addressing mode. This includes all byteoriented and bit-oriented instructions, or almost one-half of the standard PIC18 instruction set. Instructions that only use Inherent or Literal Addressing modes are unaffected.

Additionally, byte-oriented and bit-oriented instructions are not affected if they use the Access Bank (Access RAM bit is '1'), or include a file address of 60h or above. Instructions meeting these criteria will continue to execute as before. A comparison of the different possible addressing modes when the extended instruction set is enabled in shown in Figure 5-8.

Those who desire to use byte-oriented or bit-oriented instructions in the Indexed Literal Offset mode should note the changes to assembler syntax for this mode. This is described in more detail in **Section 25.2.1** "Extended Instruction Syntax".

FIGURE 5-8: COMPARING ADDRESSING OPTIONS FOR BIT-ORIENTED AND BYTE-ORIENTED INSTRUCTIONS (EXTENDED INSTRUCTION SET ENABLED)



5.6.3 MAPPING THE ACCESS BANK IN INDEXED LITERAL OFFSET MODE


The use of Indexed Literal Offset Addressing mode effectively changes how the lower half of Access RAM (00h to 7Fh) is mapped. Rather than containing just the contents of the bottom half of Bank 0, this mode maps the contents from Bank 0 and a user defined "window" that can be located anywhere in the data memory space. The value of FSR2 establishes the lower boundary of the addresses mapped into the window, while the upper boundary is defined by FSR2 plus 95 (5Fh). Addresses in the Access RAM above 5Fh are mapped as previously described (see **Section 5.3.2 "Access Bank"**). An example of Access Bank remapping in this addressing mode is shown in Figure 5-9.

Remapping of the Access Bank applies *only* to operations using the Indexed Literal Offset mode. Operations that use the BSR (Access RAM bit is '1') will continue to use Direct Addressing as before. Any indirect or indexed operation that explicitly uses any of the indirect file operands (including FSR2) will continue to operate as standard Indirect Addressing. Any instruction that uses the Access Bank, but includes a register address of greater than 05Fh, will use Direct Addressing and the normal Access Bank map.

5.6.4 BSR IN INDEXED LITERAL OFFSET MODE

Although the Access Bank is remapped when the extended instruction set is enabled, the operation of the BSR remains unchanged. Direct Addressing using the BSR to select the data memory bank operates in the same manner as previously described.

FIGURE 5-9: REMAPPING THE ACCESS BANK WITH INDEXED LITERAL OFFSET ADDRESSING



NOTES:

6.0 FLASH PROGRAM MEMORY

The Flash program memory is readable, writable and erasable during normal operation over the entire VDD range.

A read from program memory is executed on one byte at a time. A write to program memory is executed on blocks of 64 bytes at a time. Program memory is erased in blocks of 64 bytes at a time. A Bulk Erase operation may not be issued from user code.

Writing or erasing program memory will cease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases.

A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

6.1 Table Reads and Table Writes

In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:

- Table Read (TBLRD)
- Table Write (TBLWT)

The program memory space is 16 bits wide, while the data RAM space is 8 bits wide. Table reads and table writes move data between these two memory spaces through an 8-bit register (TABLAT).

Table read operations retrieve data from program memory and place it into the data RAM space. Figure 6-1 shows the operation of a table read with program memory and data RAM.

Table write operations store data from the data memory space into holding registers in program memory. The procedure to write the contents of the holding registers into program memory is detailed in **Section 6.5 "Writing to Flash Program Memory"**. Figure 6-2 shows the operation of a table write with program memory and data RAM.

Table operations work with byte entities. A table block containing data, rather than program instructions, is not required to be word-aligned. Therefore, a table block can start and end at any byte address. If a table write is being used to write executable code into program memory, program instructions will need to be word-aligned.

FIGURE 6-1: TABLE READ OPERATION





FIGURE 6-2: TABLE WRITE OPERATION



6.2 Control Registers

Several control registers are used in conjunction with the ${\tt TBLRD}$ and ${\tt TBLWT}$ instructions. These include the:

- EECON1 register
- · EECON2 register
- TABLAT register
- TBLPTR registers

6.2.1 EECON1 AND EECON2 REGISTERS

The EECON1 register (Register 6-1) is the control register for memory accesses. The EECON2 register is not a physical register; it is used exclusively in the memory write and erase sequences. Reading EECON2 will read all '0's.

The EEPGD control bit determines if the access will be a program or data EEPROM memory access. When clear, any subsequent operations will operate on the data EEPROM memory. When set, any subsequent operations will operate on the program memory.

The CFGS control bit determines if the access will be to the Configuration/Calibration registers or to program memory/data EEPROM memory. When set, subsequent operations will operate on Configuration registers regardless of EEPGD (see **Section 24.0 "Special Features of the CPU"**). When clear, memory selection access is determined by EEPGD. The FREE bit, when set, will allow a program memory erase operation. When FREE is set, the erase operation is initiated on the next WR command. When FREE is clear, only writes are enabled.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set in hardware when the WREN bit is set, and cleared when the internal programming timer expires and the write operation is complete.

Note:	During normal operation, the WRERR is
	read as '1'. This can indicate that a write
	operation was prematurely terminated by
	a Reset or a write operation was
	attempted improperly.

The WR control bit initiates write operations. The bit cannot be cleared, only set, in software; it is cleared in hardware at the completion of the write operation.

Note: The EEIF Interrupt flag bit (PIR2<4>) is set when the write is complete. It must be cleared in software.

REGISTER 6-1: EECON1: DATA EEPROM CONTROL REGISTER 1

R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0
EEPGD	CFGS	—	FREE	WRERR ⁽¹⁾	WREN	WR	RD
bit 7							bit 0

Legend:	S = Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	EEPGD: Flash Program or Data EEPROM Memory Select bit
	1 = Access Flash program memory 0 = Access data EEPROM memory
bit 6	CFGS: Flash Program/Data EEPROM or Configuration Select bit
	1 = Access Configuration registers
	0 = Access Flash program or data EEPROM memory
bit 5	Unimplemented: Read as '0'
bit 4	FREE: Flash Row Erase Enable bit
	 1 = Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation) 0 = Perform write-only
bit 3	WRERR: Flash Program/Data EEPROM Error Flag bit ⁽¹⁾
2.1.0	 1 = A write operation is prematurely terminated (any Reset during self-timed programming in normal operation or an improper write attempt)
	0 = The write operation completed
bit 2	WREN: Flash Program/Data EEPROM Write Enable bit
	1 = Allows write cycles to Flash program/data EEPROM
	0 = Inhibits write cycles to Flash program/data EEPROM
bit 1	WR: Write Control bit
	 1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.) 0 = Write cycle to the EEPROM is complete
bit 0	RD: Read Control bit
	 1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1 or CFGS = 1.)
	0 = Does not initiate an EEPROM read
Note 1:	When a WRERR occurs, the EEPGD and CEGS bits are not cleared. This allows tracing of the error

Note 1: When a WRERR occurs, the EEPGD and CFGS bits are not cleared. This allows tracing of the error condition.

6.2.2 TABLAT – TABLE LATCH REGISTER

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch register is used to hold 8-bit data during data transfers between program memory and data RAM.

6.2.3 TBLPTR – TABLE POINTER REGISTER

The Table Pointer (TBLPTR) register addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer. The low-order 21 bits allow the device to address up to 2 Mbytes of program memory space. The 22nd bit allows access to the Device ID, the user ID and the Configuration bits.

The Table Pointer, TBLPTR, is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways based on the table operation. These operations are shown in Table 6-1. These operations on the TBLPTR only affect the low-order 21 bits.

6.2.4 TABLE POINTER BOUNDARIES

TBLPTR is used in reads, writes and erases of the Flash program memory.

When a TBLRD is executed, all 22 bits of the TBLPTR determine which byte is read from program memory into TABLAT.

When a TBLWT is executed, the six LSbs of the Table Pointer register (TBLPTR<5:0>) determine which of the 64 program memory holding registers is written to. When the timed write to program memory begins (via the WR bit), the 16 MSbs of the TBLPTR (TBLPTR<21:6>) determine which program memory block of 64 bytes is written to. For more detail, see **Section 6.5 "Writing to Flash Program Memory"**.


When an erase of program memory is executed, the 16 MSbs of the Table Pointer register (TBLPTR<21:6>) point to the 64-byte block that will be erased. The Least Significant bits (TBLPTR<5:0>) are ignored.

Figure 6-3 describes the relevant boundaries of TBLPTR based on Flash program memory operations.

TABLE 6-1: TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS

Example	Operation on Table Pointer
TBLRD* TBLWT*	TBLPTR is not modified
TBLRD*+ TBLWT*+	TBLPTR is incremented after the read/write
TBLRD*- TBLWT*-	TBLPTR is decremented after the read/write
TBLRD+* TBLWT+*	TBLPTR is incremented before the read/write

FIGURE 6-3: TABLE POINTER BOUNDARIES BASED ON OPERATION




6.3 Reading the Flash Program Memory

The TBLRD instruction is used to retrieve data from program memory and places it into data RAM. Table reads from program memory are performed one byte at a time.

TBLPTR points to a byte address in program space. Executing TBLRD places the byte pointed to into TABLAT. In addition, TBLPTR can be modified automatically for the next table read operation. The internal program memory is typically organized by words. The Least Significant bit of the address selects between the high and low bytes of the word. Figure 6-4 shows the interface between the internal program memory and the TABLAT.

FIGURE 6-4: READS FROM FLASH PROGRAM MEMORY



EXAMPLE 6-1: READING A FLASH PROGRAM MEMORY WORD

READ WORD	MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF	CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL	; Load TBLPTR with the base ; address of the word
KEAD_WORD	TBLRD*+ MOVF MOVWF TBLRD*+ MOVF MOVF	TABLAT, W WORD_EVEN TABLAT, W WORD_ODD	; read into TABLAT and increment ; get data ; read into TABLAT and increment ; get data

6.4 Erasing Flash Program Memory

The minimum erase block is 32 words or 64 bytes. Only through the use of an external programmer, or through ICSP control, can larger blocks of program memory be Bulk Erased. Word Erase in the Flash array is not supported.

When initiating an erase sequence from the microcontroller itself, a block of 64 bytes of program memory is erased. The Most Significant 16 bits of the TBLPTR<21:6> point to the block being erased. TBLPTR<5:0> are ignored.

The EECON1 register commands the erase operation. The EEPGD bit must be set to point to the Flash program memory. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation.

For protection, the write initiate sequence for EECON2 must be used.

A long write is necessary for erasing the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

6.4.1 FLASH PROGRAM MEMORY ERASE SEQUENCE

The sequence of events for erasing a block of internal program memory location is:

- 1. Load Table Pointer register with address of row being erased.
- 2. Set the EECON1 register for the erase operation:
 - set EEPGD bit to point to program memory;
 - · clear the CFGS bit to access program memory;
 - set WREN bit to enable writes;
 - set FREE bit to enable the erase.
- 3. Disable interrupts.
- 4. Write 55h to EECON2.
- 5. Write 0AAh to EECON2.
- 6. Set the WR bit. This will begin the Row Erase cycle.
- 7. The CPU will stall for duration of the erase (about 2 ms using internal timer).
- 8. Re-enable interrupts.

EXAMPLE 6-2: ERASING A FLASH PROGRAM MEMORY ROW

	MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF	CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL		load TBLPTR with the base address of the memory block
ERASE_ROW				
	BSF	EECON1, EEPGD	;	point to Flash program memory
	BCF	EECON1, CFGS	;	access Flash program memory
	BSF	EECON1, WREN	;	enable write to memory
	BSF	EECON1, FREE	;	enable Row Erase operation
	BCF	INTCON, GIE	;	disable interrupts
Required	MOVLW	55h		
Sequence	MOVWF	EECON2	;	write 55h
	MOVLW	0AAh		
	MOVWF	EECON2	;	write OAAh
	BSF	EECON1, WR	;	start erase (CPU stall)
	BSF	INTCON, GIE	;	re-enable interrupts

6.5 Writing to Flash Program Memory

The minimum programming block is 32 words or 64 bytes. Word or byte programming is not supported.


Table writes are used internally to load the holding registers needed to program the Flash memory. There are 64 holding registers used by the table writes for programming.

Since the Table Latch (TABLAT) is only a single byte, the TBLWT instruction may need to be executed 64 times for each programming operation. All of the table write operations will essentially be short writes because only the holding registers are written. At the end of updating the 64 holding registers, the EECON1 register must be written to in order to start the programming operation with a long write. The long write is necessary for programming the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

The EEPROM on-chip timer controls the write time. The write/erase voltages are generated by an on-chip charge pump, rated to operate over the voltage range of the device.

Note: The default value of the holding registers on device Resets and after write operations is FFh. A write of FFh to a holding register does not modify that byte. This means that individual bytes of program memory may be modified, provided that the change does not attempt to change any bit from a '0' to a '1'. When modifying individual bytes, it is not necessary to load all 64 holding registers before executing a write operation.





6.5.1 FLASH PROGRAM MEMORY WRITE SEQUENCE

The sequence of events for programming an internal program memory location should be:

- 1. Read 64 bytes into RAM.
- 2. Update data values in RAM as necessary.
- 3. Load Table Pointer register with address being erased.
- 4. Execute the Row Erase procedure.
- 5. Load Table Pointer register with address of first byte being written.
- 6. Write the 64 bytes into the holding registers with auto-increment.
- 7. Set the EECON1 register for the write operation:
 - set EEPGD bit to point to program memory;
 - · clear the CFGS bit to access program memory;
 - set WREN to enable byte writes.

- 8. Disable interrupts.
- 9. Write 55h to EECON2.
- 10. Write 0AAh to EECON2.
- 11. Set the WR bit. This will begin the write cycle.
- 12. The CPU will stall for duration of the write (about 2 ms using internal timer).
- 13. Re-enable interrupts.
- 14. Verify the memory (table read).

This procedure will require about 18 ms to update one row of 64 bytes of memory. An example of the required code is given in Example 6-3.

Note: Before setting the WR bit, the Table Pointer address needs to be within the intended address range of the 64 bytes in the holding register.

EXAMPLE 6-3: WRITING TO FLASH PROGRAM MEMORY

EXAMPLE 6-3:	WRI	TING TO FLASH PROG		WEWORT
	MOVLW	D'64	;	number of bytes in erase block
	MOVWF	COUNTER	-	2
	MOVLW	BUFFER ADDR HIGH	;	point to buffer
	MOVWF	FSROH	,	_ · · · · · · · · · · · · · · · · · · ·
	MOVLW	BUFFER ADDR LOW		
	MOVWF	FSROL		
	MOVLW	CODE ADDR UPPER	;	Load TBLPTR with the base
	MOVWF	TBLPTRU		address of the memory block
	MOVLW	CODE ADDR HIGH	,	
	MOVWF	TBLPTRH		
	MOVLW	CODE ADDR LOW		
	MOVWF	TBLPTRL _		
READ BLOCK				
_	TBLRD*+	+	;	read into TABLAT, and inc
	MOVF	TABLAT, W	;	get data
	MOVWF	POSTINC0	;	store data
	DECFSZ	COUNTER	;	done?
	BRA	READ BLOCK	;	repeat
MODIFY WORD		_		
_	MOVLW	DATA ADDR HIGH	;	point to buffer
	MOVWF	FSROH		
	MOVLW	DATA ADDR LOW		
	MOVWF	FSROL		
	MOVLW	NEW DATA LOW	;	update buffer word
	MOVWF	POSTINC0		
	MOVLW	NEW DATA HIGH		
	MOVWF	INDF0		
ERASE_BLOCK				
	MOVLW	CODE_ADDR_UPPER	;	load TBLPTR with the base
	MOVWF	TBLPTRU	;	address of the memory block
	MOVLW	CODE_ADDR_HIGH		
	MOVWF	TBLPTRH		
	MOVLW	CODE_ADDR_LOW		
	MOVWF	TBLPTRL		
	BSF	EECON1, EEPGD	;	point to Flash program memory
	BCF	EECON1, CFGS	;	access Flash program memory
	BSF	EECON1, WREN	;	enable write to memory
	BSF	EECON1, FREE	;	enable Row Erase operation
	BCF	INTCON, GIE	;	disable interrupts
	MOVLW	55h		
Required	MOVWF	EECON2	;	write 55h
Sequence	MOVLW	0AAh		
	MOVWF	EECON2		write OAAh
	BSF	EECON1, WR		start erase (CPU stall)
	BSF	INTCON, GIE		re-enable interrupts
	TBLRD*-			dummy read decrement
	MOVLW	BUFFER_ADDR_HIGH	;	point to buffer
	MOVWF	FSROH		
	MOVLW	BUFFER_ADDR_LOW		
	MOVWF	FSROL		
WRITE_BUFFER_B		DICA		
	MOVLW	D'64	;	number of bytes in holding register
	MOVWF	COUNTER		
WRITE_BYTE_TO_	-	DOCUTNOO N		act low buts of buffer data
	MOVE	POSTINCO, W		get low byte of buffer data
	MOVWF	TABLAT		present data to table latch
	TBLWT+*			write data, perform a short write
	DECEC	COUNTER		to internal TBLWT holding register.
		COUNTER	;	loop until buffers are full
	BRA	WRITE_BYTE_TO_HREGS		

EXAMPLE 6-3:	WRITIN	G TO FL	ASH PROGRAM	MORY (CONTINUED))
PROGRAM_MEMORY					
	BSF	EECON1,	EEPGD	oint to Flash program	n memory
	BCF	EECON1,	CFGS	ccess Flash program m	nemory
	BSF	EECON1,	WREN	hable write to memory	7
	BCF	INTCON,	GIE	sable interrupts	
	MOVLW	55h			
Required	MOVWF	EECON2		rite 55h	
Sequence	MOVLW	0AAh			
	MOVWF	EECON2		rite OAAh	
	BSF	EECON1,	WR	art program (CPU sta	all)
	BSF	INTCON,	GIE	e-enable interrupts	
	BCF	EECON1,	WREN	sable write to memor	сУ

6.5.2 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

6.5.3 UNEXPECTED TERMINATION OF WRITE OPERATION

If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed if needed. If the write operation is interrupted by a MCLR Reset, or a WDT Time-out Reset during normal operation, the user can check the WRERR bit and rewrite the location(s) as needed.

6.5.4 PROTECTION AGAINST SPURIOUS WRITES

To protect against spurious writes to Flash program memory, the write initiate sequence must also be followed. See Section 24.0 "Special Features of the CPU" for more detail.

Flash Program Operation During 6.6 **Code Protection**

See Section 24.5 "Program Verification and Code Protection" for details on code protection of Flash program memory.

TABLE 0-2. REGISTERS ASSOCIATED WITTPROGRAM TEAST MEMORT									
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
TBLPTRU	— — bit 21 Program Memory Table Pointer Upper Byte (TBLPTR<20:16>)								
TBPLTRH	Program N	Program Memory Table Pointer High Byte (TBLPTR<15:8>)							
TBLPTRL	Program Memory Table Pointer High Byte (TBLPTR<7:0>)								51
TABLAT	Program Memory Table Latch								51
INTCON	GIE/GIEH PEIE/GIEL TMROIE INTOIE RBIE TMROIF INTOIF RBIF								51
EECON2	EEPROM Control Register 2 (not a physical register)								53
EECON1	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD	53
IPR2	OSCFIP	CMIP ⁽¹⁾	_	EEIP	BCLIP	HLVDIP	TMR3IP	ECCP1IP ⁽¹⁾	53
PIR2	OSCFIF	CMIF ⁽¹⁾	_	EEIF	BCLIF	HLVDIF	TMR3IF	ECCP1IF ⁽¹⁾	54
PIE2	OSCFIE	CMIE ⁽¹⁾		EEIE	BCLIE	HLVDIE	TMR3IE	ECCP1IE ⁽¹⁾	54

TABLE 6-2: REGISTERS ASSOCIATED WITH PROGRAM FLASH MEMORY

Legend: — = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

Note 1: These bits are available in PIC18F4682/4685 devices and reserved in PIC18F2682/2685 devices.

NOTES:

7.0 DATA EEPROM MEMORY

The data EEPROM is a nonvolatile memory array, separate from the data RAM and program memory, that is used for long-term storage of program data. It is not directly mapped in either the register file or program memory space but is indirectly addressed through the Special Function Registers (SFRs). The EEPROM is readable and writable during normal operation over the entire VDD range.

Five SFRs are used to read and write to the data EEPROM as well as the program memory. They are:

- EECON1
- EECON2
- EEDATA
- EEADR
- EEADRH

The data EEPROM allows byte read and write. When interfacing to the data memory block, EEDATA holds the 8-bit data for read/write and the EEADRH:EEADR register pair holds the address of the EEPROM location being accessed.

The EEPROM data memory is rated for high erase/write cycle endurance. A byte write automatically erases the location and writes the new data (erase-before-write). The write time is controlled by an on-chip timer; it will vary with voltage and temperature, as well as from chip to chip. Please refer to parameter D122 (Table 27-1 in **Section 27.0 "Electrical Characteristics**") for exact limits.

7.1 EEADR and EEADRH Registers

The EEADRH:EEADR register pair is used to address the data EEPROM for read and write operations. EEADRH holds the two Most Significant bits of the address; the upper 6 bits are ignored. The 10-bit range of the pair can address a memory range of 1024 bytes (00h to 3FFh).

7.2 EECON1 and EECON2 Registers

Access to the data EEPROM is controlled by two registers: EECON1 and EECON2. These are the same registers which control access to the program memory and are used in a similar manner for the data EEPROM.

The EECON1 register (Register 7-1) is the control register for data and program memory access. Control bit EEPGD determines if the access will be to program or data EEPROM memory. When clear, operations will access the data EEPROM memory. When set, program memory is accessed.

Control bit CFGS determines if the access will be to the Configuration registers or to program memory/data EEPROM memory. When set, subsequent operations access Configuration registers. When CFGS is clear, the EEPGD bit selects either program Flash or data EEPROM memory.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set in hardware when the WREN bit is set and cleared when the internal programming timer expires and the write operation is complete.

Note:	During normal operation, the WRERR is read as '1'. This can indicate that a write operation was prematurely terminated by									
	a Reset, or a write operation was									
	attempted improperly.									

The WR control bit initiates write operations. The bit cannot be cleared, only set, in software; it is cleared in hardware at the completion of the write operation.

Note:	The EEIF interrupt flag bit (PIR2<4>) is set								
	when the write is complete. It must be								
	cleared in software.								

Control bits, RD and WR, start read and erase/write operations, respectively. These bits are set by firmware and cleared by hardware at the completion of the operation.

The RD bit cannot be set when accessing program memory (EEPGD = 1). Program memory is read using table read instructions. See **Section 6.1 "Table Reads** and **Table Writes"** regarding table reads.

The EECON2 register is not a physical register. It is used exclusively in the memory write and erase sequences. Reading EECON2 will read all '0's.

EEPGD bit 7 Legend: R = Readable t -n = Value at P bit 7 bit 6 bit 5 bit 4	OR EEPGD: Flas	S = Settable t W = Writable '1' = Bit is set	bit	WRERR ⁽¹⁾	WREN	WR	RD bit 0
Legend: R = Readable t -n = Value at P bit 7 bit 6 bit 5	OR EEPGD: Flas	W = Writable	bit				bit 0
R = Readable t -n = Value at P bit 7 bit 6 bit 5	OR EEPGD: Flas	W = Writable	bit				
R = Readable t -n = Value at P bit 7 bit 6 bit 5	OR EEPGD: Flas						
bit 7 bit 6 bit 5	EEPGD: Flas			0 = Unimpien	nented bit, read	d as '0'	
bit 6 bit 5				'0' = Bit is clea		x = Bit is unkn	iown
bit 5		h Program or E Flash program r lata EEPROM	memory	M Memory Sele	ct bit		
	CFGS: Flash 1 = Access (EEPROM or gisters	Configuration S	elect bit		
bit 4	Unimplemen	ted: Read as '	0'				
	1 = Erase the	by completion	nory row addr		TR on the nex	t WR command	
bit 3	 WRERR: Flash Program/Data EEPROM Error Flag bit⁽¹⁾ 1 = A write operation is prematurely terminated (any Reset during self-timed programming in norm operation, or an improper write attempt) 0 = The write operation completed 						
bit 2	WREN: Flash	n Program/Data rite cycles to Fl	EEPROM W	/rite Enable bit /data EEPROM n/data EEPRON			
bit 1	(The ope The WR	a data EEPRON eration is self-tir	ned and the l set (not clea	oit is cleared by red) in software	hardware once	ase cycle or write e write is comple	
bit 0		an EEPROM re ot cleared) in so	oftware. RD b			nardware. The R = 1 or CFGS = 1	

REGISTER 7-1: EECON1: DATA EEPROM CONTROL REGISTER 1

Note 1: When a WRERR occurs, the EEPGD and CFGS bits are not cleared. This allows tracing of the error condition.

7.3 Reading the Data EEPROM Memory

To read a data memory location, the user must write the address to the EEADRH:EEADR register pair, clear the EEPGD control bit (EECON1<7>) and then set control bit, RD (EECON1<0>). The data is available on the very next instruction cycle; therefore, the EEDATA register can be read by the next instruction. EEDATA will hold this value until another read operation, or until it is written to by the user (during a write operation).

The basic process is shown in Example 7-1.

7.4 Writing to the Data EEPROM Memory

To write an EEPROM data location, the address must first be written to the EEADRH:EEADR register pair and the data written to the EEDATA register. The sequence in Example 7-2 must be followed to initiate the write cycle.

The write will not begin if this sequence is not exactly followed (write 55h to EECON2, write 0AAh to EECON2, then set WR bit) for each byte. It is strongly recommended that interrupts be disabled during this code segment.

EXAMPLE 7-1: DATA EEPROM READ

Additionally, the WREN bit in EECON1 must be set to enable writes. This mechanism prevents accidental writes to data EEPROM due to unexpected code execution (i.e., runaway programs). The WREN bit should be kept clear at all times, except when updating the EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, EECON1, EEADRH:EEADR and EEDATA cannot be modified. The WR bit will be inhibited from being set unless the WREN bit is set. The WREN bit must be set on a previous instruction. Both WR and WREN cannot be set with the same instruction.

At the completion of the write cycle, the WR bit is cleared in hardware and the EEPROM Interrupt Flag bit (EEIF) is set. The user may either enable this interrupt, or poll this bit. EEIF must be cleared by software.

7.5 Write Verify

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

MOVLW	DATA_EE_ADDRH	;
MOVWF	EEADRH	; Upper bits of Data Memory Address to read
MOVLW	DATA_EE_ADDR	;
MOVWF	EEADR	; Lower bits of Data Memory Address to read
MOVWF	EEADR	; Lower bits of bata Memory Address to read
BCF	EECON1, EEPGD	; Point to DATA memory
BCF	EECON1, CFGS	; Access EEPROM
BSF	EECON1, RD	; EEPROM Read
MOVF	EEDATA, W	; W = EEDATA

	MOVLW	DATA_EE_ADDRH	;
	MOVWF	EEADRH	; Upper bits of Data Memory Address to write
	MOVLW	DATA_EE_ADDR	;
	MOVWF	EEADR	; Lower bits of Data Memory Address to write
	MOVLW	DATA_EE_DATA	;
	MOVWF	EEDATA	; Data Memory Value to write
	BCF	EECON1, EPGD	; Point to DATA memory
	BCF	EECON1, CFGS	; Access EEPROM
	BSF	EECON1, WREN	; Enable writes
	BCF	INTCON, GIE	; Disable Interrupts
	MOVLW	55h	;
Required	MOVWF	EECON2	; Write 55h
Sequence	MOVLW	0AAh	;
	MOVWF	EECON2	; Write OAAh
	BSF	EECON1, WR	; Set WR bit to begin write
	BSF	INTCON, GIE	; Enable Interrupts
			; User code execution
	BCF	EECON1, WREN	; Disable writes on write complete (EEIF set)

7.6 Operation During Code-Protect

Data EEPROM memory has its own code-protect bits in Configuration Words. External read and write operations are disabled if code protection is enabled.

The microcontroller itself can both read and write to the internal Data EEPROM, regardless of the state of the code-protect Configuration bit. Refer to **Section 24.0 "Special Features of the CPU"** for additional information.

7.7 Protection Against Spurious Write

There are conditions when the device may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been implemented. On power-up, the WREN bit is cleared. In addition, writes to the EEPROM are blocked during the Power-up Timer period (TPWRT, parameter 33).

The write initiate sequence and the WREN bit together help prevent an accidental write during brown-out, power glitch or software malfunction.

7.8 Using the Data EEPROM

The data EEPROM is a high-endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). Frequently changing values will typically be updated more often than specification D124. If this is not the case, an array refresh must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory.

A simple data EEPROM refresh routine is shown in Example 7-3.

Note: If data EEPROM is only used to store constants and/or data that changes rarely, an array refresh is likely not required. See specification D124.

EXAMPLE 7-3:	DATA EEPROM REFRESH ROUTINE

	CLRF	EEADR	; Start at address 0
	CLRF	EEADRH	;
	BCF	EECON1, CFGS	; Set for memory
	BCF	EECON1, EEPGD	; Set for Data EEPROM
	BCF	INTCON, GIE	; Disable interrupts
	BSF	EECON1, WREN	; Enable writes
Loop			; Loop to refresh array
	BSF	EECON1, RD	; Read current address
	MOVLW	55h	;
	MOVWF	EECON2	; Write 55h
	MOVLW	0AAh	;
	MOVWF	EECON2	; Write OAAh
	BSF	EECON1, WR	; Set WR bit to begin write
	BTFSC	EECON1, WR	; Wait for write to complete
	BRA	\$-2	
	INCFSZ	EEADR, F	; Increment address
	BRA	LOOP	; Not zero, do it again
	INCFSZ	EEADRH, F	; Increment the high address
	BRA	LOOP	; Not zero, do it again
	BCF	EECON1, WREN	; Disable writes
	BSF	INTCON, GIE	; Enable interrupts

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
EEADRH	—	-				—	EEPROM A Register Hig		53
EEADR	EEPROM Address Register Low Byte				53				
EEDATA	EEPROM Data Register						53		
EECON2	EEPROM Control Register 2 (not a physical register)						53		
EECON1	EEPGD	CFGS	—	FREE	WRERR	WREN	WR	RD	53
IPR2	OSCFIP	CMIP ⁽¹⁾	—	EEIP	BCLIP	HLVDIP	TMR3IP	ECCP1IP ⁽¹⁾	53
PIR2	OSCFIF	CMIF ⁽¹⁾	_	EEIF	BCLIF	HLVDIF	TMR3IF	ECCP1IF ⁽¹⁾	54
PIE2	OSCFIE	CMIE ⁽¹⁾	_	EEIE	BCLIE	HLVDIE	TMR3IE	ECCP1IE ⁽¹⁾	54

TABLE 7-1: REGISTERS ASSOCIATED WITH DATA EEPROM MEMORY

Legend: — = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

Note 1: These bits are available in PIC18F4682/4685 devices and reserved in PIC18F2682/2685 devices.

PIC18F2682/2685/4682/4685

NOTES:

8.0 8 x 8 HARDWARE MULTIPLIER

8.1 Introduction

All PIC18 devices include an 8 x 8 hardware multiplier as part of the ALU. The multiplier performs an unsigned operation and yields a 16-bit result that is stored in the product register pair, PRODH:PRODL. The multiplier's operation does not affect any flags in the STATUS register.

Making multiplication a hardware operation allows it to be completed in a single instruction cycle. This has the advantages of higher computational throughput and reduced code size for multiplication algorithms and allows the PIC18 devices to be used in many applications previously reserved for digital signal processors. A comparison of various hardware and software multiply operations, along with the savings in memory and execution time, is shown in Table 8-1.

8.2 Operation

Example 8-1 shows the instruction sequence for an 8 x 8 unsigned multiplication. Only one instruction is required when one of the arguments is already loaded in the WREG register.

Example 8-2 shows the sequence to do an 8 x 8 signed multiplication. To account for the signed bits of the arguments, each argument's Most Significant bit (MSb) is tested and the appropriate subtractions are done.

EXAMPLE 8-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE

MOVF	ARG1, W	;
MULWF	ARG2	; ARG1 * ARG2 ->
		; PRODH:PRODL

EXAMPLE 8-2: 8 x 8 SIGNED MULTIPLY

		ROUTINE
MOVF	ARG1, W	
MULWF	ARG2	; ARG1 * ARG2 ->
		; PRODH:PRODL
BTFSC	ARG2, SB	; Test Sign Bit
SUBWF	PRODH, F	; PRODH = PRODH
		; – ARG1
MOVF	ARG2, W	
BTFSC	ARG1, SB	; Test Sign Bit
SUBWF	PRODH, F	; PRODH = PRODH
		; – ARG2

		Program	Cycles	Time		
Routine	Multiply Method	Memory (Words)	(Max)	@ 40 MHz	@ 10 MHz	@ 4 MHz
9 x 9 uppigpod	Without hardware multiply	13	69	6.9 μs	27.6 μs	69 μs
8 x 8 unsigned	Hardware multiply	1	1	100 ns	400 ns	1 μs
9 x 9 signad	Without hardware multiply	33	91	9.1 μs	36.4 μs	91 μs
8 x 8 signed	Hardware multiply	6	6	600 ns	2.4 μs	6 μs
16 x 16 upsigned	Without hardware multiply	21	242	24.2 μs	96.8 μs	242 μs
16 x 16 unsigned	Hardware multiply	28	28	2.8 μs	11.2 μs	28 μs
40 · · 40 sizes ad	Without hardware multiply	52	254	25.4 μs	102.6 μs	254 μs
16 x 16 signed	Hardware multiply	35	40	4.0 μs	16.0 μs	40 μs

TABLE 8-1: PERFORMANCE COMPARISON FOR VARIOUS MULTIPLY OPERATIONS

PIC18F2682/2685/4682/4685

Example 8-3 shows the sequence to do a 16 x 16 unsigned multiplication. Equation 8-1 shows the algorithm that is used. The 32-bit result is stored in four registers (RES3:RES0).

EQUATION 8-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

RES3:RES0	=	
	=	$(ARG1H \bullet ARG2H \bullet 2^{16}) +$
		$(ARG1H \bullet ARG2L \bullet 2^8) +$
		$(ARG1L \bullet ARG2H \bullet 2^8) +$
		$(ARG1L \bullet ARG2L)$

EXAMPLE 8-3: 16

16 x 16 UNSIGNED MULTIPLY ROUTINE

	MOVF	ARG1L, W	
	MULWF	ARG2L	; ARG1L * ARG2L->
			; PRODH:PRODL
	MOVFF	PRODH, RES1	;
	MOVFF	PRODL, RESO	;
;			
	MOVF	ARG1H, W	
	MULWF	ARG2H	; ARG1H * ARG2H->
			; PRODH:PRODL
	MOVFF	PRODH, RES3	;
	MOVFF	PRODL, RES2	;
;			
	MOVF	ARG1L, W	
	MULWF	ARG2H	; ARG1L * ARG2H->
			; PRODH:PRODL
	MOVF	PRODL, W	;
	ADDWF	RES1, F	; Add cross
	MOVF	PRODH, W	; products
	ADDWFC	RES2, F	;
	CLRF	WREG	;
	ADDWFC	RES3, F	;
;			
	MOVF	ARG1H, W	;
	MULWF	ARG2L	; ARG1H * ARG2L->
			; PRODH:PRODL
	MOVF	PRODL, W	;
	ADDWF	RES1, F	; Add cross
	MOVF	PRODH, W	; products
	ADDWFC	RES2, F	;
	CLRF	WREG	;
	ADDWFC	RES3, F	;

Example 8-4 shows the sequence to do a 16 x 16 signed multiply. Equation 8-2 shows the algorithm used. The 32-bit result is stored in four registers (RES3:RES0). To account for the signed bits of the arguments, the MSb for each argument pair is tested and the appropriate subtractions are done.

EQUATION 8-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

RES3:RES0=ARG1H:ARG1L • ARG2H:ARG2L
$= (ARG1H \bullet ARG2H \bullet 2^{16}) +$
$(ARG1H \bullet ARG2L \bullet 2^8) +$
$(ARG1L \bullet ARG2H \bullet 2^8) +$
$(ARG1L \bullet ARG2L) +$
$(-1 \bullet ARG2H < 7 > \bullet ARG1H: ARG1L \bullet 2^{16}) +$
$(-1 \bullet ARG1H < 7 > \bullet ARG2H: ARG2L \bullet 2^{16})$

EXAMPLE 8-4: 16 x 16 SIGNED MULTIPLY ROUTINE

		MULI	IP	
	MOVF	ARG1L, W		
	MULWF	ARG2L	;	ARG1L * ARG2L ->
				PRODH:PRODL
	MOVFF	PRODH, RES1	;	
		PRODL, RESO		
;				
	MOVF	ARG1H, W		
	MULWF	ARG2H	;	ARG1H * ARG2H ->
			;	PRODH:PRODL
	MOVFF	PRODH, RES3	;	
		PRODL, RES2		
;				
	MOVF	ARG1L,W		
	MULWF	ARG1L,W ARG2H	;	ARG1L * ARG2H ->
			;	PRODH:PRODL
	MOVF	PRODL, W	;	
	ADDWF	RES1, F		Add cross
	MOVF	PRODH, W	;	products
	ADDWFC	RES2, F	;	
	CLRF		;	
	ADDWFC	RES3, F	;	
;				
	MOVF	ARG1H, W	;	
	MULWF	ARG2L	;	ARG1H * ARG2L ->
			;	PRODH:PRODL
	MOVF	PRODL, W	;	
	ADDWF	RES1, F		Add cross
	MOVF	PRODH, W	;	products
		RES2, F	;	
	CLRF	WREG	;	
	ADDWFC	RES3, F	;	
;				
	BTFSS	ARG2H, 7	;	ARG2H:ARG2L neg? no, check ARG1
	BRA	SIGN_ARG1	;	no, check ARG1
	MOVF	ARG1L, W	;	
	SUBWF	RES2	;	
	MOVF	ARG1H, W	;	
	SUBWFB	RES3		
;				
SIG	N_ARG1			
				ARG1H:ARG1L neg?
	BRA	CONT_CODE	;	no, done
	MOVF	ARG2L, W	;	
	SUBWF	RES2	;	
	MOVF	ARG2H, W	;	
	SUBWFB	RES3		
;				
CON	T_CODE			
	:			

9.0 INTERRUPTS

The PIC18F2682/2685/4682/4685 devices have multiple interrupt sources and an interrupt priority feature that allows each interrupt source to be assigned a high priority level or a low priority level. The high priority interrupt vector is at 000008h and the low priority interrupt vector is at 000018h. High priority interrupt events will interrupt any low priority interrupts that may be in progress.

There are ten registers which are used to control interrupt operation. These registers are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2, PIR3
- PIE1, PIE2, PIE3
- IPR1, IPR2, IPR3

It is recommended that the Microchip header files supplied with MPLAB[®] IDE be used for the symbolic bit names in these registers. This allows the assembler/ compiler to automatically take care of the placement of these bits within the specified register.

Each interrupt source has three bits to control its operation. The functions of these bits are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- Priority bit to select high priority or low priority

The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits which enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set (high priority). Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared (low priority). When the interrupt flag, enable bit and appropriate global interrupt enable bit are set, the interrupt will vector immediately to address 00008h or 000018h, depending on the priority bit setting. Individual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PIC[®] mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. INTCON<6> is the PEIE bit, which enables/disables all peripheral interrupt sources. INTCON<7> is the GIE bit, which enables/disables all interrupt sources. All interrupts branch to address 000008h in Compatibility mode.

When an interrupt is responded to, the global interrupt enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High priority interrupt sources can interrupt a low priority interrupt. Low priority interrupts are not processed while high priority interrupts are in progress.

The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (00008h or 000018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts.


The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used), which re-enables interrupts.

For external interrupt events, such as the INT pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding enable bit or the GIE bit.

Note: Do not use the MOVFF instruction to modify any of the interrupt control registers while **any** interrupt is enabled. Doing so may cause erratic microcontroller behavior.

PIC18F2682/2685/4682/4685





9.1 INTCON Registers

The INTCON registers are readable and writable registers, which contain various enable, priority and flag bits.

Note: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

REGISTER 9-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF ⁽¹⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	GIE/GIEH: Global Interrupt Enable bit <u>When IPEN = 0:</u> 1 = Enables all unmasked interrupts 0 = Disables all interrupts <u>When IPEN = 1:</u> 1 = Enables all high priority interrupts 0 = Disables all high priority interrupts
bit 6	PEIE/GIEL: Peripheral Interrupt Enable bit When IPEN = 0: 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts When IPEN = 1: 1 = Enables all low priority peripheral interrupts 0 = Disables all low priority peripheral interrupts 0 = Disables all low priority peripheral interrupts
bit 5	<pre>TMR0IE: TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 overflow interrupt 0 = Disables the TMR0 overflow interrupt</pre>
bit 4	INTOIE: INTO External Interrupt Enable bit 1 = Enables the INTO external interrupt 0 = Disables the INTO external interrupt
bit 3	RBIE: RB Port Change Interrupt Enable bit 1 = Enables the RB port change interrupt 0 = Disables the RB port change interrupt
bit 2	<pre>TMR0IF: TMR0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed (must be cleared in software) 0 = TMR0 register did not overflow</pre>
bit 1	INTOIF: INTO External Interrupt Flag bit 1 = The INTO external interrupt occurred (must be cleared in software) 0 = The INTO external interrupt did not occur
bit 0	RBIF: RB Port Change Interrupt Flag bit ⁽¹⁾ 1 = At least one of the RB7:RB4 pins changed state (must be cleared in software) 0 = None of the RB7:RB4 pins have changed state

Note 1: A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.

PIC18F2682/2685/4682/4685

R/W-1	R/W-1	R/W-1	R/W-1	U-0	R/W-1	U-0	R/W-1
RBPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP	_	RBIP
bit 7	·						bit C
Legend:							
R = Readable		W = Writable		•	emented bit, read		
-n = Value at	POR	'1' = Bit is set	:	'0' = Bit is cl	eared	x = Bit is unk	nown
bit 7		ſB Pull-up Ena	bla bit				
		B pull-up Ena					
		oull-ups are en		idual port latcl	h values		
bit 6	INTEDG0: E>	ternal Interrup	t 0 Edge Seled	ct bit			
		on rising edge					
	0 = Interrupt	on falling edge	9				
bit 5	INTEDG1: E>	ternal Interrup	t 1 Edge Seleo	ct bit			
		on rising edge					
		on falling edge					
bit 4		ternal Interrup	•	ct bit			
		on rising edge on falling edge					
bit 3	•	ted: Read as '					
bit 2	TMR0IP: TM	R0 Overflow In	terrupt Priority	, bit			
	1 = High pric	ority					
	0 = Low prior	•					
bit 1	Unimplemen	ted: Read as '	0'				
bit 0		rt Change Inte	rrupt Priority b	it			
	1 = High price						
	0 = Low prio						

REGISTER 9-2: INTCON2: INTERRUPT CONTROL REGISTER 2

Note: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

R/W-	1 R/W-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
INT2I	P INT1IP	—	INT2IE	INT1IE	—	INT2IF	INT1IF
bit 7							bit 0
Legend:							
R = Read	able bit	W = Writable	bit	U = Unimplei	mented bit, rea	ad as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 7	INT2IP: IN	T2 External Interr	upt Priority bi	t			
	1 = High p 0 = Low p	,					
bit 6	INT1IP: IN	T1 External Interr	upt Priority bi	t			
	1 = High p 0 = Low pi	•					
bit 5	Unimplem	ented: Read as '	0'				
bit 4	INT2IE: IN	T2 External Interr	upt Enable bi	t			
		es the INT2 externed es the INT2 externed es the INT2 externed externe					
bit 3	INT1IE: IN	T1 External Interr	upt Enable bi	t			
		es the INT1 externed the INT1 externed the INT1 externed to the INT1 ext	•				
bit 2	Unimplem	ented: Read as '	0'				
bit 1	INT2IF: IN	T2 External Interr	upt Flag bit				
		T2 external inter			ed in software)	
bit 0	INT1IF: IN	T1 External Interr	upt Flag bit				
		IT1 external inter IT1 external inter			ed in software)	
Note:	Interrupt flag bi enable bit or the	ts are set when a					

REGISTER 9-3: INTCON3: INTERRUPT CONTROL REGISTER 3

9.2 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Request (Flag) registers (PIR1, PIR2).

- **Note 1:** Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global interrupt enable bit, GIE (INTCON<7>).
 - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt and after servicing that interrupt.


REGISTER 9-4: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0
Legend: R = Readable	bit	W = Writable	bit	II – Unimploi	mented bit, read	d ac '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
							101111
bit 7	PSPIF: Para	llel Slave Port F	Read/Write Int	errupt Flag bit ⁽	1)		
		or a write operat or write has oc		place (must b	e cleared in sof	tware)	
bit 6	ADIF: A/D C	onverter Interru	pt Flag bit				
		conversion com conversion is r		be cleared in s	oftware)		
bit 5	RCIF: EUSA	RT Receive Inte	errupt Flag bi	t			
		SART receive b SART receive b		· ·	d when RCREG	is read)	
bit 4		RT Transmit Inte					
	 1 = The EUSART transmit buffer, TXREG, is empty (cleared when TXREG is written) 0 = The EUSART transmit buffer is full 						
bit 3	SSPIF: Mast	er Synchronous	Serial Port I	nterrupt Flag bi	it		
		smission/recep to transmit/rece		ete (must be cle	eared in softwa	re)	
bit 2	CCP1IF: CC	P1 Interrupt Fla	g bit				
		<u>le:</u> register captur 1 register captu		ust be cleared	in software)		
	Compare mo 1 = A TMR1		re match occ		cleared in soft	ware)	
	<u>PWM mode:</u> Unused in th						
bit 1	TMR2IF: TM	R2 to PR2 Mate	ch Interrupt F	ag bit			
		PR2 match oc 2 to PR2 match	`	be cleared in s	oftware)		
bit 0	TMR1IF: TM	R1 Overflow Int	errupt Flag b	it			
		egister overflowe egister did not o		leared in softw	vare)		

Note 1: This bit is reserved on PIC18F2682/2685 devices; always maintain this bit clear.

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
OSCFIF	CMIF ⁽¹⁾	_	EEIF	BCLIF	HLVDIF	TMR3IF	ECCP1IF ⁽¹⁾
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unk	nown
bit 7		cillator failed,		as changed to	INTOSC (must	be cleared in s	oftware)
bit 6	0 = Device clo CMIF: Compa 1 = Comparat 0 = Comparat	rator Interrupt or input has cl	hanged (mus	t be cleared in	software)		
bit 5	Unimplement	ed: Read as '	D '				
bit 4	EEIF: Data EEPROM/Flash Write Operation Interrupt Flag bit 1 = The write operation is complete (must be cleared in software) 0 = The write operation is not complete or has not been started						
bit 3	BCLIF: Bus C 1 = A bus coll 0 = No bus co	ision occurred	(must be cle	ared in softwar	re)		
bit 2	 HV bus consists occurred HLVDIF: High/Low-Voltage Detect Interrupt Flag bit 1 = A high/low-voltage condition occurred (must be cleared in software) 0 = The device voltage is above the High/Low-Voltage Detect trip point 						
bit 1	TMR3IF: TMR	3 Overflow Int	errupt Flag b ed (must be c	•			
bit 0	ECCP1IF: EC Capture mode 1 = A TMR1 r 0 = No TMR1 Compare mod	CP1 Interrupt <u>:</u> egister capture register captu <u>e:</u> egister compa	Flag bit ⁽¹⁾ e occurred (m re occurred re match occ		in software) cleared in soft	ware)	
	<u>PWM mode:</u> Unused in this	mode.					

REGISTER 9-5: PIR2: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2



Mada A	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
Mode 0	IRXIF	WAKIF	ERRIF	TXB2IF	TXB1IF ⁽¹⁾	TXB0IF ⁽¹⁾	RXB1IF	RXB0IF
	D 1 1 1						B # 4 / 6	B 844 A
Mode 1,2	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	IRXIF	WAKIF	ERRIF	TXBnIF	TXB1IF ⁽¹⁾	TXB0IF ⁽¹⁾	RXBnlF	FIFOWMIF
	bit 7							bit
Legend:								
R = Reada	ble bit		W = Writab	le bit	U = Unimple	emented bit, r	ead as '0'	
-n = Value	at POR		'1' = Bit is s	et	ʻ0' = Bit is cl	eared	x = Bit is un	known
bit 7	1 = An inval	Invalid Rece lid message h lid message o	nas occurred					
bit 6	1 = Activity	N bus Activity on CAN bus l vity on CAN b	has occurred		bit			
bit 5	1 = An error	N bus Error Ir has occurre I module erro	d in the CAN		ltiple sources))		
bit 4	TXB2IF: CA 1 = Transm 0 = Transm <u>When CAN</u> TXBnIF: An 1 = One or	it Buffer 2 ha <u>is in Mode 1</u> ly Transmit B	Buffer 2 Interr s completed s not comple <u>or 2:</u> uffer Interrup it buffers hav	transmissior ted transmis t Flag bit e completed	n of a messag sion of a mes transmission	sage		e reloaded
bit 3	1 = Transmi		s completed t	ransmission	1) of a message sion of a mess		reloaded	
bit 2	TXB0IF: CA 1 = Transmi	N Transmit E	Buffer 0 Interr s completed t	upt Flag bit ⁽ ransmission		e and may be	reloaded	
bit 1	When CAN RXB1IF: CA 1 = Receive 0 = Receive When CAN RXBnIF: An 1 = One or n	is in Mode 0: AN Receive B Buffer 1 has Buffer 1 has is in Mode 1 ny Receive Bu more receive ive buffer has	uffer 1 Intern received a n not received <u>or 2:</u> uffer Interrupt buffers has r	upt Flag bit ew message a new mess Flag bit eceived a ne	e sage ew message			
bit 0	RXB0IF: CA	is in Mode 0: AN Receive B Buffer 0 has Buffer 0 has is in Mode 1:	uffer 0 Interre received a n not received	ew message				

REGISTER 9-6: PIR3: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 3

Note 1: In CAN Mode 1 and 2, these bits are forced to '0'.

9.3 PIE Registers

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Enable registers (PIE1, PIE2). When IPEN = 0, the PEIE bit must be set to enable any of these peripheral interrupts.

REGISTER 9-7: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	PSPIE: Parallel Slave Port Read/Write Interrupt Enable bit ⁽¹⁾
	1 = Enables the PSP read/write interrupt0 = Disables the PSP read/write interrupt
bit 6	ADIE: A/D Converter Interrupt Enable bit
	1 = Enables the A/D interrupt0 = Disables the A/D interrupt
bit 5	 RCIE: EUSART Receive Interrupt Enable bit 1 = Enables the EUSART receive interrupt 0 = Disables the EUSART receive interrupt
bit 4	TXIE: EUSART Transmit Interrupt Enable bit
	1 = Enables the EUSART transmit interrupt0 = Disables the EUSART transmit interrupt
bit 3	SSPIE: Master Synchronous Serial Port Interrupt Enable bit
	1 = Enables the MSSP interrupt0 = Disables the MSSP interrupt
bit 2	CCP1IE: CCP1 Interrupt Enable bit
	1 = Enables the CCP1 interrupt0 = Disables the CCP1 interrupt
bit 1	TMR2IE: TMR2 to PR2 Match Interrupt Enable bit
	1 = Enables the TMR2 to PR2 match interrupt0 = Disables the TMR2 to PR2 match interrupt
bit 0	TMR1IE: TMR1 Overflow Interrupt Enable bit
	1 = Enables the TMR1 overflow interrupt
	0 = Disables the TMR1 overflow interrupt

Note 1: This bit is reserved on PIC18F2682/2685 devices; always maintain this bit clear.

PIC18F2682/2685/4682/4685

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
OSCFIE	CMIE ⁽¹⁾	_	EEIE	BCLIE	HLVDIE	TMR3IE	ECCP1IE ⁽¹⁾	
bit 7							bit 0	
Legend:								
R = Readable		W = Writable	bit		mented bit, read	1 as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown	
bit 7	OSCFIE: Osc 1 = Enabled 0 = Disabled	illator Fail Inter	rrupt Enable I	pit				
bit 6	CMIE: Comparator Interrupt Enable bit ⁽¹⁾ 1 = Enabled 0 = Disabled							
bit 5	Unimplemen	ted: Read as '	0'					
bit 4	EEIE: Data E 1 = Enabled 0 = Disabled	EPROM/Flash	Write Operat	ion Interrupt Ei	nable bit			
bit 3	BCLIE: Bus (1 = Enabled 0 = Disabled	Collision Interru	pt Enable bit					
bit 2	HLVDIE: High 1 = Enabled 0 = Disabled	n/Low-Voltage I	Detect Interru	ipt Enable bit				
bit 1	TMR3IE: TMR3 Overflow Interrupt Enable bit 1 = Enabled 0 = Disabled							
bit 0	0 ECCP1IE: ECCP1 Interrupt Enable bit ⁽¹⁾ 1 = Enabled 0 = Disabled							

REGISTER 9-8: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

Note 1: These bits are available on PIC18F4682/4685 devices only.

Mode 0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	IRXIE	WAKIE	ERRIE	TXB2IE	TXB1IE ⁽¹⁾	TXB0IE ⁽¹⁾	RXB1IE	RXB0IE
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
Mode 1	IRXIE	WAKIE	ERRIE	TXBnIE	TXB1IE ⁽¹⁾	TXB0IE ⁽¹⁾	RXBnIE	FIFOWMIE
	bit 7	Will		INDITE	THE T	TABUL	TOUBINE	bit (
Legend: R = Reada	hla hit		\\/\\/;;tabl	a h:t		manted bit w	and an (0)	
R = Reada -n = Value			W = Writabl '1' = Bit is s		0 = 011111111	emented bit, re	x = Bit is un	known
	alFUR			el		eareu		KHOWH
bit 7			ived Messag ige received i	-	nable bit			
			age received a					
bit 6	WAKIE: CA	N bus Activity	y Wake-up Int	errupt Enab	le bit			
			ake-up interrovake-up interrovake-up					
bit 5			nterrupt Enab	le bit				
		CAN bus erro						
bit 4		is in Mode 0:						
			Buffer 2 Interr	upt Enable b	bit			
			er 2 interrupt fer 2 interrupt					
		is in Mode 1						
			Buffer Interrup		it rrupt is enable	d by TXBIE a	and BIE0	
			uffer interrupt					
bit 3			Buffer 1 Interr		oit ⁽¹⁾			
			er 1 interrupt fer 1 interrupt					
bit 2			Buffer 0 Interr		oit ⁽¹⁾			
	1 = Enable	Transmit Buff	er 0 interrupt					
			fer 0 interrupt					
bit 1		<u>is in Mode 0:</u> AN Receive B	Suffer 1 Interru	upt Enable b	it			
	1 = Enable I	Receive Buffe	er 1 interrupt					
		Receive Buff is in Mode 1	er 1 interrupt					
			<u>or 2.</u> Buffer Interrup	ts Enable bi	t			
			r interrupt; inc Iffer interrupts		rupt is enable	d by BIE0		
bit 0		is in Mode 0:		5				
			uffer 0 Interru	upt Enable b	it			
		Receive Buffe	er 0 interrupt er 0 interrupt					
		is in Mode 1:	•					
	Unimpleme	nted: Read a						
		is in Mode 2:	nark Intorrun	Enable bit				
		FIFO watern	mark Interrup [:] ark interrupt					
	0 = Disable							

REGISTER 9-9: PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3


Note 1: In CAN Mode 1 and 2, these bits are forced to '0'.

9.4 IPR Registers

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Priority registers (IPR1, IPR2). Using the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set.

REGISTER 9-10: IPR1: PERIPHERAL INTERRUPT PRIORITY REGISTER 1

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP
bit 7							bit 0
Legend:							
R = Readable		W = Writable		•	mented bit, read		
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7	PSPIP : Parall	lel Slave Port F	Read/Write Int	errupt Priority	bit ⁽¹⁾		
	1 = High prio						
	0 = Low prior	,					
bit 6	ADIP: A/D Co	onverter Interru	pt Priority bit				
	1 = High prio						
	0 = Low prior						
bit 5		RT Receive Int	errupt Priority	bit			
	1 = High prio 0 = Low prior	•					
bit 4	•	RT Transmit Int	errunt Priority	bit			
	1 = High prio		onaper noney	Sit			
	0 = Low prior						
bit 3	SSPIP: Maste	er Synchronou	s Serial Port I	nterrupt Priority	/ bit		
	1 = High prio	rity					
	0 = Low prior						
bit 2	CCP1IP: CCF	P1 Interrupt Pri	ority bit				
	1 = High prio						
L:1 4	0 = Low prior	-					
bit 1 TMR2IP: TMR2 to PR2 Match Interrupt Priority bit							
	1 = High prio 0 = Low prior						
bit 0	-	R1 Overflow In	terrupt Priority	/ bit			
	1 = High prio						
	0 = Low prior	•					



R/W-1	R/W-1	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
OSCFIP	CMIP ⁽¹⁾	—	EEIP	BCLIP	HLVDIP	TMR3IP	ECCP1IP ⁽¹⁾
bit 7							bit 0
Legend:	- h:t		L:4		mented bit mee	d aa (0)	
R = Readable		W = Writable		•	mented bit, read		
-n = Value at	PUR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown
bit 7	OSCFIP: Os	cillator Fail Inter	rrupt Priority ł	oit			
	1 = High price						
	0 = Low prio						
bit 6	CMIP: Comp	arator Interrupt	Priority bit ⁽¹⁾				
	1 = High pric	•					
	0 = Low prio	rity					
bit 5	Unimplemer	ted: Read as '	0'				
bit 4		EPROM/Flash	Write Operat	ion Interrupt Pr	iority bit		
	1 = High price	•					
	0 = Low prio	,					
bit 3		Collision Interru	pt Priority bit				
	1 = High pric 0 = Low prio	•					
bit 2		h/Low-Voltage I	Detect Interru	pt Priority bit			
	1 = High price	•					
	0 = Low prio						
bit 1	TMR3IP: TM	R3 Overflow Int	terrupt Priority	y bit			
	1 = High pric						
	0 = Low prio	2	(4)				
bit 0		CCP1 Interrupt	Priority bit ⁽¹⁾				
	1 = High pric	•					
	0 = Low prio	rity					

REGISTER 9-11: IPR2: PERIPHERAL INTERRUPT PRIORITY REGISTER 2

Note 1: These bits are available on PIC18F4682/4685 devices only.

Mada A	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
Mode 0	IRXIP	WAKIP	ERRIP	TXB2IP	TXB1IP ⁽¹⁾	TXB0IP ⁽¹⁾	RXB1IP	RXB0IP
Mode 1,2	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
,	IRXIP	WAKIP	ERRIP	TXBnIP	TXB1IP ⁽¹⁾	TXB0IP ⁽¹⁾	RXBnIP	FIFOWMIF
	bit 7							bit
Legend:								
R = Reada	ble bit		W = Writabl	e bit	U = Unimple	emented bit, r	ead as '0'	
-n = Value	at POR		'1' = Bit is s	et	ʻ0' = Bit is cl	eared	x = Bit is un	known
bit 7	IRXIP: CAN 1 = High pri 0 = Low pric	•	ived Messag	e Interrupt P	riority bit			
bit 6	WAKIP: CA 1 = High prid 0 = Low prid	•	/ Wake-up In	terrupt Priori	ty bit			
bit 5	ERRIP: CAI		iterrupt Priori	ty bit				
bit 4			Buffer 2 Interr	upt Priority t	bit			
		•		ot Priority bit				
bit 3		AN Transmit E ority	Buffer 1 Interr	upt Priority t	Dit ⁽¹⁾			
bit 2	TXB0IP: CA 1 = High pri 0 = Low price		Buffer 0 Interr	upt Priority t	bit ⁽¹⁾			
bit 1	When CAN	<u>is in Mode 0:</u> AN Receive B ority	uffer 1 Interro	upt Priority b	it			
				ots Priority bi	t			
bit 0	RXB0IP: CA 1 = High prid 0 = Low prid <u>When CAN</u>			upt Priority b	it			
	When CAN	<u>is in Mode 2:</u> FIFO Waterr ority		t Priority bit				

REGISTER 9-12: IPR3: PERIPHERAL INTERRUPT PRIORITY REGISTER 3

Note 1: In CAN Mode 1 and 2, these bits are forced to '0'.

9.5 RCON Register

The RCON register contains flag bits which are used to determine the cause of the last Reset or wake-up from Idle or Sleep modes. RCON also contains the IPEN bit which enables interrupt priorities.

REGISTER 9-13: RCON: RESET CONTROL REGISTER

R/W-0	R/W-1 ⁽¹⁾	U-0	R/W-1	R-1	R-1	R/W-0 ⁽²⁾	R/W-0
IPEN	SBOREN	_	— RI		PD	POR	BOR
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	IPEN: Interrupt Priority Enable bit	
	1 = Enable priority levels on interrupts	
	 Disable priority levels on interrupts (PIC16CXXX Compatibility mode) 	
bit 6	SBOREN: BOR Software Enable bit ⁽¹⁾	
	For details of bit operation, see Register 4-1.	
bit 5	Unimplemented: Read as '0'	
bit 4	RI: RESET Instruction Flag bit	
	For details of bit operation, see Register 4-1.	
bit 3	TO: Watchdog Time-out Flag bit	
	For details of bit operation, see Register 4-1.	
bit 2	PD: Power-Down Detection Flag bit	
	For details of bit operation, see Register 4-1.	
bit 1	POR: Power-on Reset Status bit ⁽²⁾	
	For details of bit operation, see Register 4-1.	
bit 0	BOR: Brown-out Reset Status bit	
	For details of bit operation, see Register 4-1.	
Noto 1:	If SPOPEN is anabled, its Paset state is '1'; otherwise, it is '0'	

- **Note 1:** If SBOREN is enabled, its Reset state is '1'; otherwise, it is '0'.
 - 2: The actual Reset value of POR is determined by the type of device Reset. See Register 4-1 for additional information.

9.6 INTx Pin Interrupts

External interrupts on the RB0/INT0, RB1/INT1 and RB2/INT2 pins are edge-triggered. If the corresponding INTEDGx bit in the INTCON2 register is set (= 1), the interrupt is triggered by a rising edge; if the bit is clear, the trigger is on the falling edge. When a valid edge appears on the RBx/INTx pin, the corresponding flag bit, INTxIF, is set. This interrupt can be disabled by clearing the corresponding enable bit INTxIE. Flag bit, INTxIF, must be cleared in software in the Interrupt.

All external interrupts (INT0, INT1 and INT2) can wake-up the processor from the power-managed modes if bit INTxIE was set prior to going into the power-managed modes. If the Global Interrupt Enable bit, GIE, is set, the processor will branch to the interrupt vector following wake-up.

Interrupt priority for INT1 and INT2 is determined by the value contained in the interrupt priority bits, INT1IP (INTCON3<6>) and INT2IP (INTCON3<7>). There is no priority bit associated with INT0. It is always a high priority interrupt source.

9.7 TMR0 Interrupt

In 8-bit mode (which is the default), an overflow in the TMR0 register (FFh \rightarrow 00h) will set flag bit TMR0IF. In 16-bit mode, an overflow in the TMR0H:TMR0L register pair (FFFFh \rightarrow 0000h) will set TMR0IF. The interrupt can be enabled/disabled by setting/clearing enable bit TMR0IE (INTCON<5>). Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit, TMR0IP (INTCON2<2>). See Section 11.0 "Timer0 Module" for further details on the Timer0 module.

9.8 PORTB Interrupt-on-Change

An input change on PORTB<7:4> sets flag bit, RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit, RBIE (INTCON<3>). Interrupt priority for PORTB interrupt-on-change is determined by the value contained in the interrupt priority bit, RBIP (INTCON2<0>).

9.9 Context Saving During Interrupts

During interrupts, the return PC address is saved on the stack. Additionally, the WREG, STATUS and BSR registers are saved on the fast return stack. If a fast return from interrupt is not used (See Section 5.3 "Data Memory Organization"), the user may need to save the WREG, STATUS and BSR registers on entry to the Interrupt Service Routine. Depending on the user's application, other registers may also need to be saved. Example 9-1 saves and restores the WREG, STATUS and BSR registers during an Interrupt Service Routine.

MOVWF W_TEMP	; W_TEMP is in virtual bank	
MOVFF STATUS, STATUS_TEMP	; STATUS_TEMP located anywhere	
MOVFF BSR, BSR_TEMP	; BSR_TMEP located anywhere	
;		
; USER ISR CODE		
;		
MOVFF BSR_TEMP, BSR	; Restore BSR	
MOVF W_TEMP, W	; Restore WREG	
MOVFF STATUS TEMP, STATUS	; Restore STATUS	

EXAMPLE 9-1: SAVING STATUS, WREG AND BSR REGISTERS IN RAM

10.0 I/O PORTS

Depending on the device selected and features enabled, there are up to five ports available. Some pins of the I/O ports are multiplexed with an alternate function from the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.


Each port has three registers for its operation. These registers are:

- TRIS register (data direction register)
- PORT register (reads the levels on the pins of the device)
- LAT register (output latch)

The Data Latch register (LAT) is useful for read-modifywrite operations on the value that the I/O pins are driving.

A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 10-1.

FIGURE 10-1: GENERIC I/O PORT OPERATION



10.1 PORTA, TRISA and LATA Registers

PORTA is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin).

Reading the PORTA register reads the status of the pins, whereas writing to it, will write to the port latch.

The Data Latch register (LATA) is also memory mapped. Read-modify-write operations on the LATA register read and write the latched output value for PORTA.

The RA4 pin is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. Pins RA6 and RA7 are multiplexed with the main oscillator pins. They are enabled as oscillator or I/O pins by the selection of the main oscillator in Configuration Register 1H (see **Section 24.1 "Configuration Bits"** for details). When they are not used as port pins, RA6 and RA7 and their associated TRIS and LAT bits are read as '0'.

The other PORTA pins are multiplexed with analog inputs, the analog VREF+ and VREF- inputs and the comparator voltage reference output. The operation of RA5 and RA3:RA0 pins as A/D converter inputs is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register 1).

Note: On a Power-on Reset, RA5 and RA3:RA0 are configured as analog inputs and read as '0'. RA4 is configured as a digital input.

All other PORTA pins have TTL input levels and full CMOS output drivers.

The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

EXAMPLE 10-1:	INITIALIZING PORTA

	-		
CLRF	PORTA		Initialize PORTA by clearing output
		;	data latches
CLRF	LATA	;	Alternate method
		;	to clear output
		;	data latches
MOVLW	OFh	;	Configure A/D
MOVWF	ADCON1	;	for digital inputs
MOVWF	07h	;	Configure comparators
MOVWF	CMCON	;	for digital input
MOVLW	OCFh	;	Value used to
		;	initialize data
		;	direction
MOVWF	TRISA	;	Set RA<3:0> as inputs
		;	RA<5:4> as outputs

Pin Name	Function	I/O	TRIS	Buffer	Description
RA0/AN0/CVREF	RA0	OUT	0	DIG	LATA<0> data output.
		IN	1	TTL	PORTA<0> data input.
	AN0	IN	1	ANA	A/D input channel 0. Enabled on POR, this analog input overrides the digital input (read as clear – low level).
	CVREF ⁽¹⁾	OUT	х	ANA	Comparator voltage reference analog output. Enabling this analog output overrides the digital I/O (read as clear – low level).
RA1/AN1	RA1	OUT	0	DIG	LATA<1> data output.
		IN	1	TTL	PORTA<1> data input.
	AN1	IN	1	ANA	A/D input channel 1. Enabled on POR, this analog input overrides the digital input (read as clear – low level).
RA2/AN2/VREF-	RA2	OUT	0	DIG	LATA<2> data output.
		IN	1	TTL	PORTA<2> data input.
	AN2	IN	1	ANA	A/D input channel 2. Enabled on POR, this analog input overrides the digital input (read as clear – low level).
	VREF-	IN	1	ANA	A/D and comparator negative voltage analog input.
RA3/AN3/VREF+	RA3	OUT	0	DIG	LATA<3> data output.
		IN	1	TTL	PORTA<3> data input.
	AN3	IN	1	ANA	A/D input channel 3. Enabled on POR, this analog input overrides the digital input (read as clear – low level).
	VREF+	IN	1	ANA	A/D and comparator positive voltage analog input.
RA4/T0CKI	RA4	OUT	0	DIG	LATA<4> data output.
		IN	1	TTL	PORTA<4> data input.
	TOCKI	IN	1	ST	Timer0 clock input.
RA5/AN4/SS/HLVDIN	RA5	OUT	0	DIG	LATA<5> data output.
		IN	1	TTL	PORTA<5> data input.
	AN4	IN	1	ANA	A/D input channel 4. Enabled on POR, this analog input overrides the digital input (read as clear – low level).
	SS	IN	1	TTL	Slave select input for MSSP.
	HLVDIN	IN	1	ANA	High/Low-Voltage Detect external trip point input.
OSC2/CLKO/RA6	OSC2	OUT	х	ANA	Output connection, selected by FOSC3:FOSC0 Configuration bits. Enabling OSC2 overrides digital I/O.
	CLKO	OUT	Х	DIG	Output connection, selected by FOSC3:FOSC0 Configuration bits. Enabling CLKO overrides digital I/O (FOSC/4).
	RA6	OUT	0	DIG	LATA<6> data output.
		IN	1	TTL	PORTA<6> data input.
OSC1/CLKI/RA7	OSC1	IN	х	ANA	Main oscillator input connection, determined by FOSC3:FOSC0 Configuration bits. Enabling OSC1 overrides digital I/O.
	CLKI	IN	х	ANA	Main clock input connection, determined by FOSC3:FOSC0 Configuration bits. Enabling CLKI overrides digital I/O.
	RA7	OUT	0	DIG	LATA<7> data output.
		IN	1	TTL	PORTA<7> data input.

TABLE 10-1: PORTA I/O SUMMARY

Legend: OUT = Output; IN = Input; ANA = Analog Signal; DIG = Digital Output; ST = Schmitt Buffer Input; TTL = TTL Buffer Input Note 1: This bit is unimplemented on PIC18F2682/2685 devices.

TABLE 10-2:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTA
-------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTA	RA7 ⁽¹⁾	RA6 ⁽¹⁾	RA5	RA4	RA3	RA2	RA1	RA0	54
LATA	LATA7 ⁽¹⁾	LATA6 ⁽¹⁾	LATA Data	Output Reg	gister				54
TRISA	TRISA7 ⁽¹⁾	TRISA6 ⁽¹⁾	PORTA Da	ata Direction	Register				54
ADCON1	—	—	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	52
CMCON ⁽²⁾	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	53
CVRCON ⁽²⁾	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	53

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTA.

Note 1: RA7:RA6 and their associated latch and data direction bits are enabled as I/O pins based on oscillator configuration; otherwise, they are read as '0'.

2: These registers are unimplemented on PIC18F2682/2685 devices.

10.2 PORTB, TRISB and LATB Registers

PORTB is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATB) is also memory mapped. Read-modify-write operations on the LATB register read and write the latched output value for PORTB.

Pins RB2 through RB3 are multiplexed with the ECAN peripheral. Refer to **Section 23.0** "**ECAN™ Technol-ogy**" for proper settings of TRISB when CAN is enabled.

CLRF	PORTB	; Initialize PORTB by
		; clearing output
		; data latches
CLRF	LATB	; Alternate method
		; to clear output
		; data latches
MOVLW	OEh	; Set RB<4:0> as
MOVWF	ADCON1	; digital I/O pins
		; (required if config bit
		; PBADEN is set)
MOVLW	OCFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISB	; Set RB<3:0> as inputs
		; RB<5:4> as outputs
		; RB<7:6> as inputs

EXAMPLE 10-2: INITIALIZING PORTB

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn <u>on all</u> the pull-ups. This is performed by clearing bit RBPU (INTCON2<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on all device Resets.

Note: On a Power-on Reset, RB4:RB0 are configured as analog inputs by default and read as '0'; RB7:RB5 are configured as digital inputs.

> By programming the Configuration bit, PBADEN (CONFIG3H<1>), RB4:RB0 will alternatively be configured as digital inputs on POR.

Four of the PORTB pins (RB7:RB4) have an interrupt-on-change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupt-on-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are ORed together to generate the RB Port Change Interrupt with Flag bit, RBIF (INTCON<0>).

This interrupt can wake the device from Sleep. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB (except with the MOVFF (ANY), PORTB instruction). This will end the mismatch condition.
- b) Clear flag bit, RBIF.

A mismatch condition will continue to set flag bit, RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

	ORTB I/O	i	i		B 1.0
Pin Name	Function	I/O	TRIS	Buffer	Description
RB0/INT0/FLT0/AN10	RB0	OUT	0	DIG	LATB<0> data output.
		IN	1	TTL	PORTB<0> data input. Weak pull-up available only in this mode.
	INT0	IN	1	ST	External interrupt 0 input.
	FLT0 ⁽¹⁾	IN	1	ST	Enhanced PWM Fault input.
	AN10	IN	1	ANA	A/D input channel 10. Enabled on POR, this analog input overrides the digital input (read as clear – low level).
RB1/INT1/AN8	RB1	OUT	0	DIG	LATB<1> data output.
		IN	1	TTL	PORTB<1> data input. Weak pull-up available only in this mode.
	INT1	IN	1	ST	External interrupt 1 input.
	AN8	IN	1	ANA	A/D input channel 8. Enabled on POR, this analog input overrides the digital input (read as clear – low level).
RB2/INT2/CANTX	RB2	OUT	х	DIG	LATB<2> data output.
		IN	1	TTL	PORTB<2> data input. Weak pull-up available only in this mode.
	INT2	IN	1	ST	External interrupt 2 input.
	CANTX	OUT	1	DIG	CAN transmit signal output. The CAN interface overrides the TRIS<2> control when enabled.
RB3/CANRX	RB3	OUT	0	DIG	LATB<3> data output.
		IN	1	TTL	PORTB<3> data input. Weak pull-up available only in this mode.
	CANRX	IN	1	ST	CAN receive signal input. Pin must be configured as a digital input b setting TRISB<3>.
RB4/KBI0/AN9	RB4	OUT	0	DIG	LATB<4> data output.
		IN	1	TTL	PORTB<4> data input. Weak pull-up available only in this mode.
	KBI0	IN	1	TTL	Interrupt-on-pin change.
	AN9	IN	1	ANA	A/D input channel 9. Enabled on POR, this analog input overrides the digital input (read as clear – low level).
RB5/KBI1/PGM	RB5	OUT	0	DIG	LATB<5> data output.
		IN	1	TTL	PORTB<5> data input. Weak pull-up available only in this mode.
	KBI1	IN	1	TTL	Interrupt-on-pin change.
	PGM	IN	х	ST	Low-Voltage Programming mode entry (ICSP™). Enabling this function overrides digital output.
RB6/KBI2/PGC	RB6	OUT	0	DIG	LATB<6> data output.
		IN	1	TTL	PORTB<6> data input. Weak pull-up available only in this mode.
	KBI2	IN	1	TTL	Interrupt-on-pin change.
	PGC	IN	х	ST	Low-Voltage Programming mode entry (ICSP) clock input.
RB7/KBI3/PGD	RB7	OUT	0	DIG	LATB<7> data output.
		IN	1	TTL	PORTB<7> data input. Weak pull-up available only in this mode.
	KBI3	IN	1	TTL	Interrupt-on-pin change.
	PGD	OUT	х	DIG	Low-Voltage Programming mode entry (ICSP) clock output.
		IN	х	ST	Low-Voltage Programming mode entry (ICSP) clock input.

Legend: OUT = Output; IN = Input; ANA = Analog Signal; DIG = Digital Output; ST = Schmitt Buffer Input; TTL – TTL Buffer Input Note 1: This bit is unimplemented on PIC18F2682/2685 devices.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	54
LATB	LATB Data	Output Regis	ter						54
TRISB	PORTB Dat	a Direction R	legister						54
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP	_	RBIP	51
INTCON3	INT2IP	INT1IP	_	INT2IE	INT1IE	_	INT2IF	INT1IF	51
ADCON1	—	—	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	52

TABLE 10-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTB.

10.3 PORTC, TRISC and LATC Registers

PORTC is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISC. Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATC) is also memory mapped. Read-modify-write operations on the LATC register read and write the latched output value for PORTC.

PORTC is multiplexed with several peripheral functions (Table 10-5). The pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

Note: On a Power-on Reset, these pins are configured as digital inputs.

The contents of the TRISC register are affected by peripheral overrides. Reading TRISC always returns the current contents, even though a peripheral device may be overriding one or more of the pins.

EXAMPLE 10-3: INITIALIZING PORTC

CLRF	PORTC	; Initialize PORTC by ; clearing output
		; data latches
CLRF	LATC	; Alternate method
		; to clear output
		; data latches
MOVLW	OCFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISC	; Set RC<3:0> as inputs
		; RC<5:4> as outputs
		; RC<7:6> as inputs

Pin Name	Function	I/O	TRIS	Buffer	Description
RC0/T1OSO/	RC0	OUT	0	DIG	LATC<0> data output.
T13CKI		IN	1	ST	PORTC<0> data input.
	T10S0	OUT	х	ANA	Timer1 oscillator output – overrides the TRIS<0> control when enabled.
	T13CKI	IN	1	ST	Timer1/Timer3 clock input.
RC1/T1OSI	RC1	OUT	0	DIG	LATC<1> data output.
		IN	1	ST	PORTC<1> data input.
	T10SI	IN	x	ANA	Timer1 oscillator input – overrides the TRIS<1> control when enabled.
RC2/CCP1	RC2	OUT	0	DIG	LATC<2> data output.
		IN	1	ST	PORTC<2> data input.
	CCP1	OUT	0	DIG	CCP1 compare output.
		IN	1	ST	CCP1 capture input.
RC3/SCK/SCL	RC3	OUT	0	DIG	LATC<3> data output.
		IN	1	ST	PORTC<3> data input.
	SCK	OUT	0	DIG	SPI clock output (MSSP module) – must have TRIS set to '1' to allow the MSSP module to control the bidirectional communication.
		IN	1	ST	SPI clock input (MSSP module).
	SCL	OUT	0	DIG	I ² C™/SMBus clock output (MSSP module) – must have TRIS set to '1' to allow the MSSP module to control the bidirectional communication.
		IN	1	I ² C/SMB	I ² C/SMBus clock input.
RC4/SDI/SDA	RC4	OUT	0	DIG	LATC<4> data output.
		IN	1	ST	PORTC<4> data input.
	SDI	IN	1	ST	SPI data input (MSSP module).
	SDA	OUT	1	DIG	I ² C/SMBus data output (MSSP module) – must have TRIS set to '1' to allow the MSSP module to control the bidirectional communication.
		IN	1	I ² C/SMB	I ² C/SMBus data input (MSSP module) – must have TRIS set to '1' to allow the MSSP module to control the bidirectional communication.
RC5/SDO	RC5	OUT	0	DIG	LATC<5> data output.
		IN	1	ST	PORTC<5> data input.
	SDO	OUT	0	DIG	SPI data output (MSSP module).
RC6/TX/CK	RC6	OUT	0	DIG	LATC<6> data output.
		IN	1	ST	PORTC<6> data input.
	TX	OUT	0	DIG	EUSART data output.
	СК	OUT	1	DIG	EUSART synchronous clock output – must have TRIS set to '1' to enable EUSART to control the bidirectional communication.
		IN	1	ST	EUSART synchronous clock input.
RC7/RX/DT	RC7	OUT	0	DIG	LATC<7> data output.
		IN	1	ST	PORTC<7> data input.
	RX	IN	1	ST	EUSART asynchronous data input.
	DT	OUT	1	DIG	EUSART synchronous data output – must have TRIS set to '1' to enable EUSART to control the bidirectional communication.
		IN	1	ST	EUSART synchronous data input.

TABLE 10-5: PORTC I/O SUMMARY

Legend: OUT = Output; IN = Input; ANA = Analog Signal; DIG = Digital Output; ST = Schmitt Buffer Input; TTL = TTL Buffer Input; I²C = Inter-Integrated Circuit; SMBus = System Management Bus

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	54
LATC	LATC Data	LATC Data Output Register						54	
TRISC	PORTC Da	PORTC Data Direction Register							54

TABLE 10-6 :	SUMMARY OF REGISTERS ASSOCIATED WITH PORTC
---------------------	--

10.4 PORTD, TRISD and LATD Registers

Note:	PORTD is only available on PIC18F4682/
	4685 devices.

PORTD is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISD. Setting a TRISD bit (= 1) will make the corresponding PORTD pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISD bit (= 0) will make the corresponding PORTD pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATD) is also memory mapped. Read-modify-write operations on the LATD register read and write the latched output value for PORTD.

All pins on PORTD are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

Three of the PORTD pins are multiplexed with outputs P1A, P1B, P1C and P1D of the Enhanced CCP1 (ECCP1) module. The operation of these additional PWM output pins is covered in greater detail in **Section 16.0 "Enhanced Capture/Compare/PWM (ECCP1) Module"**.

Note: On a Power-on Reset, these pins are configured as digital inputs.

PORTD can also be configured as an 8-bit wide microprocessor port (Parallel Slave Port) by setting control bit, PSPMODE (TRISE<4>). In this mode, the input buffers are TTL. See **Section 10.6 "Parallel Slave Port"** for additional information on the Parallel Slave Port (PSP).

Note:	When the Enhanced PWM mode is used
	with either dual or quad outputs, the PSP
	functions of PORTD are automatically
	disabled.

EXAMPLE 10-4: INITIALIZING PORTD

	-	
CLRF	PORTD	; Initialize PORTD by ; clearing output
CLRF	LATD	; data latches ; Alternate method
		; to clear output
MOVIW	OCFh	; data latches : Value used to
110 1 10	00111	; initialize data
		; direction
MOVWF	TRISD	; Set RD<3:0> as inputs
		; RD<5:4> as outputs ; RD<7:6> as inputs
		, NDVI.07 as inputs

Pin Name	Function	I/O	TRIS	Buffer	Description
RD0/PSP0/	RD0	OUT	0	DIG	LATD<0> data output.
C1IN+		IN	1	ST	PORTD<0> data input.
	PSP0	OUT	х	DIG	Parallel Slave Port (PSP) data output (overrides the TRIS<0> control when enabled).
		IN	х	TTL	Parallel Slave Port (PSP) data input (overrides the TRIS<0> control when enabled).
	C1IN+	IN	1	ANA	Comparator 1 positive input B. Default on POR. This analog input overrides the digital input (read as clear – low level).
RD1/PSP1/	RD1	OUT	0	DIG	LATD<1> data output.
C1IN-		IN	1	ST	PORTD<1> data input.
	PSP1	OUT	х	DIG	Parallel Slave Port (PSP) data output (overrides the TRIS<1> control when enabled).
		IN	х	TTL	Parallel Slave Port (PSP) data input (overrides the TRIS<1> control when enabled).
	C1IN-	IN	1	ANA	Comparator 1 negative input. Default on POR. This analog input overrides the digital input (read as clear – low level).
RD2/PSP2/	RD2	OUT	0	DIG	LATD<2> data output.
C2IN+		IN	1	ST	PORTD<2> data input.
	PSP2	OUT	х	DIG	Parallel Slave Port (PSP) data output (overrides the TRIS<2> control when enabled).
		IN	х	TTL	Parallel Slave Port (PSP) data input (overrides the TRIS<2> control when enabled).
	C2IN+	IN	1	ANA	Comparator 2 positive input. Default on POR. This analog input overrides the digital input (read as clear – low level).
RD3/PSP3/	RD3	OUT	0	DIG	LATD<3> data output.
C2IN-		IN	1	ST	PORTD<3> data input.
	PSP3	OUT	х	DIG	Parallel Slave Port (PSP) data output (overrides the TRIS<3> control when enabled).
		IN	х	TTL	Parallel Slave Port (PSP) data input (overrides the TRIS<3> control when enabled).
	C2IN-	IN	1	ANA	Comparator 2 negative input. Default input on POR. This analog input overrides the digital input (read as clear – low level).
RD4/PSP4/	RD4	OUT	0	DIG	LATD<4> data output.
ECCP1/P1A		IN	1	ST	PORTD<4> data input.
	PSP4	OUT	х	DIG	Parallel Slave Port (PSP) data output (overrides the TRIS<4> control when enabled).
		IN	х	TTL	Parallel Slave Port (PSP) data input (overrides the TRIS<4> control when enabled).
	ECCP1	OUT	0	DIG	ECCP1 compare output.
		IN	1	ST	ECCP1 capture input.
	P1A	OUT	0	DIG	ECCP1 Enhanced PWM output, channel A.
RD5/PSP5/	RD5	OUT	0	DIG	LATD<5> data output.
P1B		IN	1	ST	PORTD<5> data input.
	PSP5	OUT	Х	DIG	Parallel Slave Port (PSP) data output (overrides the TRIS<5> control when enabled).
		IN	х	TTL	Parallel Slave Port (PSP) data input (overrides the TRIS<5> control when enabled).
	P1B	OUT	0	DIG	ECCP1 Enhanced PWM output, channel B.
RD6/PSP6/	RD6	OUT	0	DIG	LATD<6> data output.
P1C		IN	1	ST	PORTD<6> data input.
	PSP6	OUT	х	DIG	Parallel Slave Port (PSP) data output (overrides the TRIS<6> control when enabled).
		IN	х	TTL	Parallel Slave Port (PSP) data input (overrides the TRIS<6> control when enabled).
	P1C	OUT	0	DIG	ECCP1 Enhanced PWM output, channel C.
RD7/PSP7/	RD7	OUT	0	DIG	LATD<7> data output.
P1D		IN	1	ST	PORTD<7> data input.
	PSP7	OUT	х	DIG	Parallel Slave Port (PSP) data output (overrides the TRIS<7> control when enabled).
		IN	х	TTL	Parallel Slave Port (PSP) data input (overrides the TRIS<7> control when enabled).
				i	

TABLE 10-7: PORTD I/O SUMMARY

Legend: OUT = Output; IN = Input; ANA = Analog Signal; DIG = Digital Output; ST = Schmitt Buffer Input; TTL = TTL Buffer Input

TABLE 10-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
PORTD ⁽¹⁾	RD7 RD6 RD5 RD4 RD3 RD2 RD1 RD0								54	
LATD ⁽¹⁾	LATD Data	LATD Data Output Register								
TRISD ⁽¹⁾	PORTD Data Direction Register								54	
TRISE ⁽¹⁾	IBF OBF IBOV PSPMODE — TRISE2 TRISE1 TRISE0								54	
ECCP1CON ⁽¹⁾	EPWM1M1 EPWM1M0 EDC1B1 EDC1B0 ECCP1M3 ECCP1M2 ECCP1M1 ECCP1M0								53	

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTD.

Note 1: These registers are available on PIC18F4682/4685 devices only.

10.5 PORTE, TRISE and LATE Registers

Depending on the particular PIC18F2682/2685/4682/ 4685 device selected, PORTE is implemented in two different ways.

For PIC18F4682/4685 devices, PORTE is a 4-bit wide port. Three pins (RE0/RD/AN5, RE1/WR/AN6/C1OUT and RE2/CS/AN7/C2OUT) are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers. When selected as an analog input, these pins will read as '0's.

The corresponding data direction register is TRISE. Setting a TRISE bit (= 1) will make the corresponding PORTE pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISE bit (= 0) will make the corresponding PORTE pin an output (i.e., put the contents of the output latch on the selected pin).

TRISE controls the direction of the RE pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs.

Note:	ote: On a		ver-on	Reset,	RE2:RE0	are
	config	ured	as ana	log input	S.	

The upper four bits of the TRISE register also control the operation of the Parallel Slave Port. Their operation is explained in Register 10-1.

The Data Latch register (LATE) is also memory mapped. Read-modify-write operations on the LATE register, read and write the latched output value for PORTE.

The fourth pin of PORTE ($\overline{\text{MCLR}}/\text{VPP}/\text{RE3}$) is an input only pin. Its operation is controlled by the MCLRE Configuration bit. When selected as a port pin (MCLRE = 0), it functions as a digital input only pin. As such, it does not have TRIS or LAT bits associated with its operation. Otherwise, it functions as the device's Master Clear input. In either configuration, RE3 also functions as the programming voltage input during programming.

Note:	On a Power-on Reset, RE3 is enabled as								
	a digital input only if Master Clear								
	functionality is disabled.								

EXAMPLE 10-5: INITIALIZING PORTE

CLRF	PORTE	;	Initialize PORTE by clearing output data latches
CLRF	LATE	;	Alternate method to clear output data latches
MOVLW	0Ah	;	Configure A/D
MOVWF	ADCON1	;	for digital inputs
MOVLW	03h	;	Value used to
		;	initialize data
		;	direction
MOVLW	07h	;	Turn off
MOVWF	CMCON	;	comparators
MOVWF	TRISC	;	Set RE<0> as inputs
		;	RE<1> as outputs
		;	RE<2> as inputs

10.5.1 PORTE IN 28-PIN DEVICES

For PIC18F2682/2685 devices, PORTE is only available when Master Clear functionality is disabled (MCLRE = 0). In these cases, PORTE is a single bit, input only port comprised of RE3 only. The pin operates as previously described.

PIC18F2682/2685/4682/4685

R-0	R-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1						
IBF	OBF	IBOV	PSPMODE	_	TRISE2	TRISE1	TRISE0						
bit 7	·						bit						
Legend:													
R = Readat		W = Writable		•	mented bit, read	d as '0'							
-n = Value a	at POR	'1' = Bit is se	et	'0' = Bit is cle	ared	x = Bit is unk	nown						
bit 7	•	IBF: Input Buffer Full Status bit											
		 1 = A word has been received and waiting to be read by the CPU 0 = No word has been received 											
bit 6													
	•	it Buffer Full Sta put buffer still b		ly written word	4								
	 The output buffer still holds a previously written word The output buffer has been read 												
bit 5	IBOV: Input Buffer Overflow Detect bit (in Microprocessor mode)												
	1 = A write occurred when a previously input word has not been read (must be cleared in software)												
	0 = No over	flow occurred					·						
bit 4	PSPMODE:	Parallel Slave	Port Mode Sele	ect bit									
		1 = Parallel Slave Port mode											
	0 = General purpose I/O mode												
bit 3	-	nted: Read as											
bit 2		2 Direction Co	ntrol bit										
	1 = Input 0 = Output												
bit 1	•	TRISE1: RE1 Direction Control bit											
	1 = Input												
	0 = Output												
bit 0	TRISE0: RE	TRISE0: RE0 Direction Control bit											
	1 = Input												
	0 = Output												

REGISTER 10-1: TRISE REGISTER (PIC18F4682/4685 DEVICES ONLY)

Pin Name	Function	I/O	TRIS	Buffer	Description
RE0/RD/AN5	RE0	OUT	0	DIG	LATE<0> data output.
		IN	1	ST	PORTE<0> data input.
	RD	IN	1	TTL	PSP read enable input.
	AN5	IN	1	ANA	A/D input channel 5. Enabled on POR, this analog input overrides the digital input (read as clear – low level).
RE1/WR/AN6/C1OUT	RE1	OUT	0	DIG	LATE<1> data output.
		IN	1	ST	PORTE<1> data input.
	WR	IN	1	TTL	PSP write enable input.
	AN6	IN	1	ANA	A/D input channel 6. Enabled on POR, this analog input overrides the digital input (read as clear – low level).
	C1OUT	OUT	0	DIG	Comparator 1 output.
RE2/CS/AN7/C2OUT	RE2	OUT	0	DIG	LATE<2> data output.
		IN	1	ST	PORTE<2> data input.
	CS	IN	1	TTL	PSP chip select input.
	AN7	IN	1	ANA	A/D input channel 7. Enabled on POR, this analog input overrides the digital input (read as clear – low level).
	C2OUT	OUT	0	DIG	Comparator 2 output.
MCLR/Vpp/RE3	MCLR	IN	х	ST	External Reset input. Disabled when MCLRE Configuration bit is '1'.
	VPP	IN	х	ANA	High-voltage detection; used by ICSP™ operation.
	RE3	IN	1	ST	PORTE<3> data input. Disabled when MCLRE Configuration bit is '0'.

TABLE 10-9: PORTE I/O SUMMARY

Legend: OUT = Output; IN = Input; ANA = Analog Signal; DIG = Digital Output; ST = Schmitt Buffer Input; TTL = TTL Buffer Input

TABLE 10-10: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTE ⁽³⁾	_	_		_	RE3 ^(1,2)	RE2	RE1	RE0	54
LATE ⁽³⁾	—	—	—	—	_	LATE Data Output Register			54
TRISE ⁽³⁾	IBF	OBF	IBOV	PSPMODE	—	TRISE2	TRISE1	TRISE0	54
ADCON1	_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	52
CMCON ⁽³⁾	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	53

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTE.

Note 1: Implemented only when Master Clear functionality is disabled (MCLRE Configuration bit = 0).

2: RE3 is the only PORTE bit implemented on both PIC18F2682/2685 and PIC18F4682/4685 devices. All other bits are implemented only when PORTE is implemented (i.e., PIC18F4682/4685 devices).

3: These registers are unimplemented on PIC18F2682/2685 devices.

10.6 Parallel Slave Port

Note:	The Parallel Slave Port is only available on
	PIC18F4682/4685 devices.

In addition to its function as a general I/O port, PORTD can also operate as an 8-bit wide Parallel Slave Port (PSP) or microprocessor port. PSP operation is controlled by the 4 upper bits of the TRISE register (Register 10-1). Setting control bit, PSPMODE (TRISE<4>), enables PSP operation, as long as the Enhanced CCP1 (ECCP1) module is not operating in dual output or quad output PWM mode. In Slave mode, the port is asynchronously readable and writable by the external world.


The PSP can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting the control bit, PSPMODE, enables the PORTE I/O pins to become control inputs for the microprocessor port. When set, port pin RE0 is the RD input, RE1 is the WR input and RE2 is the CS (Chip Select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (set). The A/D port configuration bits, PFCG3:PFCG0 (ADCON1<3:0>), must also be set to '1010'.

A write to the PSP occurs when both the $\overline{\text{CS}}$ and $\overline{\text{WR}}$ lines are first detected low and ends when either are detected high. The PSPIF and IBF flag bits are both set when the write ends.

A read from the PSP occurs when both the \overline{CS} and \overline{RD} lines are first detected low. The data in PORTD is read out and the OBF bit is set. If the user writes new data to PORTD to set OBF, the data is immediately read out; however, the OBF bit is not set.

When either the \overline{CS} or \overline{RD} line is detected high, the PORTD pins return to the input state and the PSPIF bit is set. User applications should wait for PSPIF to be set before servicing the PSP. When this happens, the IBF and OBF bits can be polled and the appropriate action taken. The timing for the control signals in Write and Read modes is shown in Figure 10-3 and Figure 10-4, respectively.








FIGURE 10-4: PARALLEL SLAVE PORT READ WAVEFORMS




TABLE 10-11: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
PORTD ⁽¹⁾	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	54
LATD ⁽¹⁾	1) LATD Data Output Register								54
TRISD ⁽¹⁾	PORTD Da	ta Direction R	egister						54
PORTE ⁽¹⁾	—	_	_	_	RE3	RE2	RE1	RE0	54
LATE ⁽¹⁾	—	_	_	—	—	LATE Data Output Register			54
TRISE ⁽¹⁾	IBF	OBF	IBOV	PSPMODE	—	TRISE2	TRISE1	TRISE0	54
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	51
PIR1	PSPIF ⁽²⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	54
PIE1	PSPIE ⁽²⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	54
IPR1	PSPIP ⁽²⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	54
ADCON1	—	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	52
CMCON ⁽¹⁾	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	53

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Parallel Slave Port.

Note 1: These registers are available on PIC18F4682/4685 devices only.

2: These bits are unimplemented on PIC18F2682/2685 devices and read as '0'.

NOTES:

11.0 TIMER0 MODULE

The Timer0 module incorporates the following features:

- Software selectable operation as a timer or counter in both 8-bit or 16-bit modes
- · Readable and writable registers
- Dedicated 8-bit, software programmable
 prescaler
- Selectable clock source (internal or external)
- Edge select for external clock
- · Interrupt-on-overflow

The T0CON register (Register 11-1) controls all aspects of the module's operation, including the prescale selection. It is both readable and writable.

A simplified block diagram of the Timer0 module in 8-bit mode is shown in Figure 11-1. Figure 11-2 shows a simplified block diagram of the Timer0 module in 16-bit mode.

REGISTER 11-1: TOCON: TIMERO CONTROL REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
TMR0ON	T08BIT	TOCS	TOSE	PSA	T0PS2	T0PS1	T0PS0
bit 7							bit 0

Legend:									
R = Reada	ble bit	W = Writable bit	U = Unimplemented bit,	read as '0'					
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					
bit 7	TMR0ON	I: Timer0 On/Off Control bit							
		les Timer0							
	0 = Stops	s Timer0							
bit 6	T08BIT : 7	Fimer0 8-Bit/16-Bit Control bi	it						
		r0 is configured as an 8-bit ti r0 is configured as a 16-bit ti							
bit 5	TOCS: Tir	mer0 Clock Source Select bi	t						
	1 = Trans	sition on TOCKI pin							
	0 = Interr	nal instruction cycle clock (Cl	LKO)						
bit 4	TOSE: Tir	mer0 Source Edge Select bit							
	1 = Incre	ment on high-to-low transitio	n on T0CKI pin						
	0 = Incre	ment on low-to-high transitio	n on T0CKI pin						
bit 3	PSA: Tim	PSA: Timer0 Prescaler Assignment bit							
	1 = TImer0 prescaler is NOT assigned. Timer0 clock input bypasses prescaler.								
	0 = Timei	r0 prescaler is assigned. Tim	er0 clock input comes from p	rescaler output.					
bit 2-0	T0PS2:T	0PS0: Timer0 Prescaler Sele	ect bits						
		256 Prescale value							
		128 Prescale value							
		64 Prescale value 32 Prescale value							
		16 Prescale value							
		B Prescale value							
		Prescale value							
	000 = 1:2	2 Prescale value							

11.1 Timer0 Operation

Timer0 can operate as either a timer or a counter; the mode is selected by clearing the T0CS bit (T0CON<5>). In Timer mode, the module increments on every clock by default unless a different prescaler value is selected (see **Section 11.3 "Prescaler"**). If the TMR0 register is written to, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

The Counter mode is selected by setting the T0CS bit (= 1). In Counter mode, Timer0 increments either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit, T0SE (T0CON<4>). Clearing this bit selects the rising edge. Restrictions on the external clock input are discussed below.


An external clock source can be used to drive Timer0; however, it must meet certain requirements to ensure that the external clock can be synchronized with the internal phase clock (Tosc). There is a delay between synchronization and the onset of incrementing the timer/counter.

11.2 Timer0 Reads and Writes in 16-Bit Mode


TMR0H is not the actual high byte of Timer0 in 16-bit mode; it is actually a buffered version of the real high byte of Timer0, which is not directly readable nor writable (refer to Figure 11-2). TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0 without having to verify that the read of the high and low byte were valid, due to a rollover between successive reads of the high and low byte.

Similarly, a write to the high byte of Timer0 must also take place through the TMR0H Buffer register. The high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.

FIGURE 11-1: TIMER0 BLOCK DIAGRAM (8-BIT MODE)







11.3 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not directly readable or writable; its value is set by the PSA and T0PS2:T0PS0 bits (T0CON<3:0>) which determine the prescaler assignment and prescale ratio.

Clearing the PSA bit assigns the prescaler to the Timer0 module. When it is assigned, prescale values from 1:2 through 1:256 in power-of-2 increments are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF TMR0, MOVWF TMR0, BSF TMR0, etc.) clear the prescaler count.

Note: Writing to TMR0 when the prescaler is assigned to Timer0 will clear the prescaler count but will not change the prescaler assignment.

11.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control and can be changed "on-the-fly" during program execution.

11.4 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode, or from FFFFh to 0000h in 16-bit mode. This overflow sets the TMR0IF flag bit. The interrupt can be masked by clearing the TMR0IE bit (INTCON<5>). Before reenabling the interrupt, the TMR0IF bit must be cleared in software by the Interrupt Service Routine.

Since Timer0 is shut down in Sleep mode, the TMR0 interrupt cannot awaken the processor from Sleep.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
TMR0L	Timer0 Reg	Timer0 Register Low Byte								
TMR0H	Timer0 Reg	ister High By	/te						52	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51	
TOCON	TMR0ON	T08BIT	TOCS	T0SE	PSA	T0PS2	T0PS1	T0PS0	52	
TRISA	TRISA7 ⁽¹⁾	TRISA6 ⁽¹⁾ PORTA Data Direction Register							54	

TABLE 11-1: REGISTERS ASSOCIATED WITH TIMER0

Legend: x = unknown, u = unchanged, — = unimplemented locations, read as '0'. Shaded cells are not used by Timer0.

Note 1: RA7:RA6 and their associated latch and data direction bits are enabled as I/O pins based on oscillator configuration; otherwise, they are read as '0'.

NOTES:

12.0 TIMER1 MODULE

The Timer1 timer/counter module incorporates these features:

- Software selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMR3H and TMR3L)
- Selectable clock source (internal or external) with device clock or Timer1 oscillator internal options
- Interrupt on overflow
- Module Reset on CCP1 Special Event Trigger
- Device clock status flag (T1RUN)

A simplified block diagram of the Timer1 module is shown in Figure 12-1. A block diagram of the module's operation in Read/Write mode is shown in Figure 12-2.

The module incorporates its own low-power oscillator to provide an additional clocking option. The Timer1 oscillator can also be used as a low-power clock source for the microcontroller in power-managed operation.

Timer1 can also be used to provide Real-Time Clock (RTC) functionality to applications with only a minimal addition of external components and code overhead.

Timer1 is controlled through the T1CON Control register (Register 12-1). It also contains the Timer1 Oscillator Enable bit (T1OSCEN). Timer1 can be enabled or disabled by setting or clearing control bit, TMR1ON (T1CON<0>).

R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N
bit 7							bit 0

REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

R = Readable b	it W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'						
-n = Value at PC	OR '1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown						
	RD16: 16-Bit Read/Write Mode Enable bit								
	 1 = Enables register read/write of T 0 = Enables register read/write of T 								
bit 6	T1RUN: Timer1 System Clock Statu	is bit							
	1 = Device clock is derived from Tir0 = Device clock is derived from an								
bit 5-4	T1CKPS1:T1CKPS0: Timer1 Input	Clock Prescale Select bits							
	11 = 1:8 Prescale value								
	10 = 1:4 Prescale value								
	01 = 1:2 Prescale value 00 = 1:1 Prescale value								
bit 3	T1OSCEN: Timer1 Oscillator Enable bit								
	1 = Timer1 oscillator is enabled								
	0 = Timer1 oscillator is shut off	and the second second second second second	ata manuan duala						
	The oscillator inverter and feedback		late power drain.						
	T1SYNC: Timer1 External Clock Inp	but Synchronization Select bit							
	<u>When TMR1CS = 1:</u> 1 = Do not synchronize external clock input								
	0 = Synchronize external clock inpu	•							
	When TMR1CS = 0 :								
	This bit is ignored. Timer1 uses the	internal clock when TMR1CS =	· 0.						
bit 1	TMR1CS: Timer1 Clock Source Sel	ect bit							
	1 = External clock from pin RC0/T10 = Internal clock (Fosc/4)	OSO/T13CKI (on the rising edg	ge)						
bit 0	TMR1ON: Timer1 On bit								
	1 = Enables Timer1								
	0 = Stops Timer1								

12.1 Timer1 Operation

Timer1 can operate in one of these modes:

- Timer
- Synchronous Counter
- Asynchronous Counter

The operating mode is determined by the clock select bit, TMR3CS (T3CON<1>). When TMR3CS is cleared (= 0), Timer3 increments on every internal instruction





FIGURE 12-2: TIMER1 BLOCK DIAGRAM (16-BIT READ/WRITE MODE)



cycle (Fosc/4). When the bit is set, Timer3 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator, if enabled.

When Timer1 is enabled, the RC1/T1OSI and RC0/T10SO/T13CKI pins become inputs. This means the values of TRISC<1:0> are ignored and the pins are read as '0'.

12.2 Timer1 16-Bit Read/Write Mode

Timer1 can be configured for 16-bit reads and writes (see Figure 12-2). When the RD16 control bit (T1CON<7>) is set, the address for TMR1H is mapped to a buffer register for the high byte of Timer1. A read from TMR1L will load the contents of the high byte of Timer1 into the Timer1 High Byte Buffer register. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads.

A write to the high byte of Timer1 must also take place through the TMR1H Buffer register. The Timer1 high byte is updated with the contents of TMR1H when a write occurs to TMR1L. This allows a user to write all 16 bits to both the high and low bytes of Timer1 at once.

The high byte of Timer1 is not directly readable or writable in this mode. All reads and writes must take place through the Timer1 High Byte Buffer register. Writes to TMR1H do not clear the Timer1 prescaler. The prescaler is only cleared on writes to TMR1L.

12.3 Timer1 Oscillator

An on-chip crystal oscillator circuit is incorporated between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting the Timer1 Oscillator Enable bit, T1OSCEN (T1CON<3>). The oscillator is a low-power circuit rated for 32 kHz crystals. It will continue to run during all power-managed modes. The circuit for a typical LP oscillator is shown in Figure 12-3. Table 12-1 shows the capacitor selection for the Timer1 oscillator.

The user must provide a software time delay to ensure proper start-up of the Timer1 oscillator.

FIGURE 12-3: EXTERNAL COMPONENTS FOR THE TIMER1 LP OSCILLATOR




TABLE 12-1: CAPACITOR SELECTION FOR THE TIMER1 OSCILLATOR^(1,2,3,4)

	USCILLATOR									
Osc Type	Freq	C1	C2							
LP	32.768 kHz 27 pF 27 pF									
	Microchip sug starting point circuit.	-								
	Higher capacitance increases the stability of the oscillator but also increases the start-up time.									
	Since each rescharacteristics the resonator appropriate components.	, the user sh /crystal man	ould consult							
	Capacitor valu only.	es are for des	ign guidance							

12.3.1 USING TIMER1 AS A CLOCK SOURCE

The Timer1 oscillator is also available as a clock source in power-managed modes. By setting the Clock Select bits, SCS1:SCS0 (OSCCON<1:0>), to '01', the device switches to SEC_RUN mode; both the CPU and peripherals are clocked from the Timer1 oscillator. If the IDLEN bit (OSCCON<7>) is cleared and a SLEEP instruction is executed, the device enters SEC_IDLE mode. Additional details are available in **Section 3.0 "Power-Managed Modes"**.

Whenever the Timer1 oscillator is providing the clock source, the Timer1 system clock status flag, T1RUN (T1CON<6>), is set. This can be used to determine the controller's current clocking mode. It can also indicate the clock source being currently used by the Fail-Safe Clock Monitor. If the Clock Monitor is enabled and the Timer1 oscillator fails while providing the clock, polling the T1RUN bit will indicate whether the clock is being provided by the Timer1 oscillator or another source.

12.3.2 LOW-POWER TIMER1 OPTION

The Timer1 oscillator can operate at two distinct levels of power consumption based on device configuration. When the LPT1OSC Configuration bit is set, the Timer1 oscillator operates in a low-power mode. When LPT1OSC is not set, Timer1 operates at a higher power level. Power consumption for a particular mode is relatively constant, regardless of the device's operating mode. The default Timer1 configuration is the higher power mode.

As the low-power Timer1 mode tends to be more sensitive to interference, high noise environments may cause some oscillator instability. The low-power option is, therefore, best suited for low noise applications where power conservation is an important design consideration.


12.3.3 TIMER1 OSCILLATOR LAYOUT CONSIDERATIONS

The Timer1 oscillator circuit draws very little power during operation. Due to the low-power nature of the oscillator, it may also be sensitive to rapidly changing signals in close proximity.

The oscillator circuit, shown in Figure 12-3, should be located as close as possible to the microcontroller. There should be no circuits passing within the oscillator circuit boundaries other than Vss or VDD.

If a high-speed circuit must be located near the oscillator (such as the CCP1 pin in Output Compare or PWM mode, or the primary oscillator using the OSC2 pin), a grounded guard ring around the oscillator circuit, as shown in Figure 12-4, may be helpful when used on a single-sided PCB or in addition to a ground plane.

FIGURE 12-4: OSCILLATOR CIRCUIT WITH GROUNDED GUARD RING



12.4 Timer1 Interrupt

The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The Timer1 interrupt, if enabled, is generated on overflow, which is latched in interrupt flag bit, TMR1IF (PIR1<0>). This interrupt can be enabled or disabled by setting or clearing the Timer1 Interrupt Enable bit, TMR1IE (PIE1<0>).


12.5 Resetting Timer1 Using the CCP1 Special Event Trigger

If either of the CCP1 modules is configured in Compare mode to generate a Special Event Trigger (CCP1M3:CCP1M0 or CCP2M3:CCP2M0 = 1011), this signal will reset Timer1. The trigger from ECCP1 will also start an A/D conversion if the A/D module is enabled (see **Section 15.3.4 "Special Event Trigger"** for more information.).

The module must be configured as either a timer or a synchronous counter to take advantage of this feature. When used this way, the CCPR1H:CCPR1L register pair effectively becomes a period register for Timer1.

If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a Special Event Trigger, the write operation will take precedence.



12.6 Using Timer1 as a Real-Time Clock

Adding an external LP oscillator to Timer1 (such as the one described in **Section 12.3 "Timer1 Oscillator**") gives users the option to include RTC functionality to their applications. This is accomplished with an inexpensive watch crystal to provide an accurate time base and several lines of application code to calculate the time. When operating in Sleep mode and using a battery or supercapacitor as a power source, it can completely eliminate the need for a separate RTC device and battery backup.

The application code routine, RTCisr, shown in Example 12-1, demonstrates a simple method to increment a counter at one-second intervals using an Interrupt Service Routine. Incrementing the TMR1 register pair to overflow triggers the interrupt and calls the routine, which increments the seconds counter by one; additional counters for minutes and hours are incremented as the previous counter overflow.

Since the register pair is 16 bits wide, counting up to overflow the register directly from a 32.768 kHz clock would take 2 seconds. To force the overflow at the required one-second intervals, it is necessary to preload it. The simplest method is to set the MSb of TMR1H with a BSF instruction. Note that the TMR1L register is never preloaded or altered; doing so may introduce cumulative error over many cycles.

For this method to be accurate, Timer1 must operate in Asynchronous mode and the Timer1 overflow interrupt must be enabled (PIE1<0> = 1) as shown in the routine, RTCinit. The Timer1 oscillator must also be enabled and running at all times.

EXAMPLE	12-1: I	MPLEMENTING	A REAL-TIME CLOCK USING A TIMER1 INTERRUPT SERVICE
RTCinit			
	MOVLW	80h	; Preload TMR1 register pair
	MOVWF	TMR1H	; for 1 second overflow
	CLRF	TMR1L	
	MOVLW	b'00001111'	; Configure for external clock,
	MOVWF	T1OSC	; Asynchronous operation, external oscillator
	CLRF	secs	; Initialize timekeeping registers
	CLRF	mins	;
	MOVLW	.12	
	MOVWF	hours	
	BSF	PIE1, TMR1IE	; Enable Timer1 interrupt
	RETURN		
RTCisr			
	BSF	·	; Preload for 1 sec overflow
	BCF	PIR1, TMR1IF	; Clear interrupt flag
	INCF	secs, F	; Increment seconds
	MOVLW	.59	; 60 seconds elapsed?
	CPFSGT	secs	
	RETURN		; No, done
	CLRF	secs	; Clear seconds
	INCF	· ·	; Increment minutes
	MOVLW	.59	; 60 minutes elapsed?
	CPFSGT	mins	
	RETURN		; No, done
	CLRF	mins	; clear minutes
	INCF	hours, F	; Increment hours
	MOVLW	.23	; 24 hours elapsed?
	CPFSGT	hours	
	RETURN		; No, done
	MOVLW	.01	; Reset hours to 1
	MOVWF	hours	_
	RETURN		; Done

TABLE 12-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	54
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	54
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	54
TMR1L	Timer1 Reg	gister Low By	/te						52
TMR1H	1H TImer1 Register High Byte								52
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	52
1				unimplomon		101			

Legend: x = unknown, u = unchanged, — = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

Note 1: These bits are unimplemented on PIC18F2682/2685 devices; always maintain these bits clear.

NOTES:

13.0 TIMER2 MODULE

The Timer2 module incorporates the following features:

- 8-bit timer and period registers (TMR2 and PR2, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4 and 1:16)
- Software programmable postscaler (1:1 through 1:16)
- Interrupt on TMR2 to PR2 match
- Optional use as the shift clock for the MSSP module

The module is controlled through the T2CON register (Register 13-1), which enables or disables the timer and configures the prescaler and postscaler. Timer2 can be shut off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption.

A simplified block diagram of the module is shown in Figure 13-1.

13.1 Timer2 Operation

In normal operation, TMR2 is incremented from 00h on each clock (FOSC/4). A 2-bit counter/prescaler on the clock input gives direct input, divide-by-4 and divideby-16 prescale options. These options are selected by the prescaler control bits, T2CKPS1:T2CKPS0 (T2CON<1:0>). The value of TMR2 is compared to that of the period register, PR2, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMR2 to 00h on the next cycle and drives the output counter/postscaler (see Section 13.2 "Timer2 Interrupt").

The TMR2 and PR2 registers are both directly readable and writable. The TMR2 register is cleared on any device Reset, while the PR2 register initializes at FFh. Both the prescaler and postscaler counters are cleared on the following events:

- a write to the TMR2 register
- · a write to the T2CON register
- any device Reset (Power-on Reset, MCLR Reset, Watchdog Timer Reset or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

REGISTER 13-1: T2CON: TIMER2 CONTROL REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	Unimplemented: Read as '0'
bit 6-3	T2OUTPS3:T2OUTPS0: Timer2 Output Postscale Select bits
	0000 = 1:1 Postscale
	0001 = 1:2 Postscale
	•
	•
	•
	1111 = 1:16 Postscale
bit 2	TMR2ON: Timer2 On bit
	1 = Timer2 is on
	0 = Timer2 is off
bit 1-0	T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits
	00 = Prescaler is 1
	01 = Prescaler is 4
	1x = Prescaler is 16

13.2 Timer2 Interrupt

Timer2 also can generate an optional device interrupt. The Timer2 output signal (TMR2 to PR2 match) provides the input for the 4-bit output counter/ postscaler. This counter generates the TMR2 match interrupt flag which is latched in TMR2IF (PIR1<1>). The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE (PIE1<1>).

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, T2OUTPS3:T2OUTPS0 (T2CON<6:3>).

13.3 TMR2 Output

The unscaled output of TMR2 is available primarily to the CCP1 modules, where it is used as a time base for operations in PWM mode.

Timer2 can be optionally used as the shift clock source for the MSSP module operating in SPI mode. Additional information is provided in Section 17.0 "Master Synchronous Serial Port (MSSP) Module".




TABLE 13-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	54
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	54
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	54
TMR2	R2 Timer2 Register							52	
T2CON	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	52
PR2	R2 Timer2 Period Register						52		

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

Note 1: These bits are unimplemented on PIC18F2682/2685 devices; always maintain these bits clear.

14.0 TIMER3 MODULE

The Timer3 timer/counter module incorporates these features:

- Software selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMR3H and TMR3L)
- Selectable clock source (internal or external) with device clock or Timer1 oscillator internal options
- Interrupt on overflow
- Module Reset on CCP1 Special Event Trigger

A simplified block diagram of the Timer3 module is shown in Figure 14-1. A block diagram of the module's operation in Read/Write mode is shown in Figure 14-2.

The Timer3 module is controlled through the T3CON register (Register 14-1). It also selects the clock source options for the ECCP1/CCP1 modules (see Section 15.1.1 "CCP1 Modules and Timer Resources" for more information).

REGISTER 14-1: T3CON: TIMER3 CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T3ECCP1 ⁽¹⁾	T3CKPS1	T3CKPS0	T3CCP1 ⁽¹⁾	T3SYNC	TMR3CS	TMR3ON
bit 7 bit 0							

Legend:						
R = Reada	ble bit W = Writable bit	U = Unimplemented bit	t, read as '0'			
-n = Value	at POR '1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
bit 7	RD16: 16-Bit Read/Write Mode	Enable bit				
	u	of Timer3 in one 16-bit operation				
	•	of Timer3 in two 8-bit operations				
bit 6,3		d Timer1 to ECCP1/CCP1 Enable I				
	1x = Timer3 is the capture/com 01 = Timer3 is the capture/com	pare clock source for both CCP1 a	nd ECCP1 modules			
		pare clock source for CCP1				
	00 = Timer1 is the capture/compare clock source for both CCP1 and ECCP1 modules					
bit 5-4	T3CKPS1:T3CKPS0: Timer3 Ir	put Clock Prescale Select bits				
	11 = 1:8 Prescale value					
	10 = 1:4 Prescale value					
	01 = 1:2 Prescale value 00 = 1:1 Prescale value					
bit 2		k Input Synchronization Control bit				
	(Not usable if the device clock of					
	When TMR3CS = 1:	,				
	1 = Do not synchronize externa					
	0 = Synchronize external clock	input				
	<u>When TMR3CS = 0:</u> This bit is ignored. Timer3 uses	the internal clock when TMR3CS =	- 0			
bit 1	TMR3CS: Timer3 Clock Source		- 0.			
		mer1 oscillator or T13CKI (on the ris	sing edge after the first falling edge			
	0 = Internal clock (Fosc/4)					
bit 0	TMR3ON: Timer3 On bit					
	1 = Enables Timer3					
	0 = Stops Timer3					
Note 1:	Thess bits and the ECCP1 module a	re available on PIC18F4682/4685	devices only.			

Note 1: Thess bits and the ECCP1 module are available on PIC18F4682/4685 devices only.

14.1 Timer3 Operation

Timer3 can operate in one of three modes:

- Timer
- Synchronous Counter
- Asynchronous Counter

The operating mode is determined by the clock select bit, TMR3CS (T3CON<1>). When TMR3CS is cleared (= 0), Timer3 increments on every internal instruction

cycle (Fosc/4). When the bit is set, Timer3 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator if enabled.

As with Timer1, the RC1/T1OSI and RC0/T1OSO/ T13CKI pins become inputs when the Timer1 oscillator is enabled. This means the values of TRISC<1:0> are ignored and the pins are read as '0'.




FIGURE 14-2: TIMER3 BLOCK DIAGRAM (16-BIT READ/WRITE MODE)




FIGURE 14-1: TIMER3 BLOCK DIAGRAM

14.2 Timer3 16-Bit Read/Write Mode

Timer3 can be configured for 16-bit reads and writes (see Figure 14-2). When the RD16 control bit (T3CON<7>) is set, the address for TMR3H is mapped to a buffer register for the high byte of Timer3. A read from TMR3L will load the contents of the high byte of Timer3 into the Timer3 High Byte Buffer register. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads.

A write to the high byte of Timer3 must also take place through the TMR3H Buffer register. The Timer3 high byte is updated with the contents of TMR3H when a write occurs to TMR3L. This allows a user to write all 16 bits to both the high and low bytes of Timer3 at once.

The high byte of Timer3 is not directly readable or writable in this mode. All reads and writes must take place through the Timer3 High Byte Buffer register.

Writes to TMR3H do not clear the Timer3 prescaler. The prescaler is only cleared on writes to TMR3L.

14.3 Using the Timer1 Oscillator as the Timer3 Clock Source

The Timer1 internal oscillator may be used as the clock source for Timer3. The Timer1 oscillator is enabled by setting the T1OSCEN (T1CON<3>) bit. To use it as the Timer3 clock source, the TMR3CS bit must also be set. As previously noted, this also configures Timer3 to increment on every rising edge of the oscillator source.

The Timer1 oscillator is described in Section 12.0 "Timer1 Module".

14.4 Timer3 Interrupt

The TMR3 register pair (TMR3H:TMR3L) increments from 0000h to FFFFh and overflows to 0000h. The Timer3 interrupt, if enabled, is generated on overflow and is latched in the interrupt flag bit, TMR3IF (PIR2<1>). This interrupt can be enabled or disabled by setting or clearing the Timer3 Interrupt Enable bit, TMR3IE (PIE2<1>).

14.5 Resetting Timer3 Using the ECCP1 Special Event Trigger

If the ECCP1 module is configured to generate a Special Event Trigger in Compare mode (ECCP1M3:ECCP1M0 = 1011), this signal will reset Timer3. It will also start an A/D conversion if the A/D module is enabled (see Section 15.3.4 "Special Event Trigger" for more information.).

The module must be configured as either a timer or synchronous counter to take advantage of this feature. When used this way, the ECCPR1H:ECCPR1L register pair effectively becomes a period register for Timer3.

If Timer3 is running in Asynchronous Counter mode, the Reset operation may not work.

In the event that a write to Timer3 coincides with a Special Event Trigger from a CCP1 module, the write will take precedence.

Note: The Special Event Triggers from the ECCP1 module will not set the TMR3IF interrupt flag bit (PIR2<1>).

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
PIR2	OSCFIF	CMIF ⁽¹⁾	_	EEIF	BCLIF	HLVDIF	TMR3IF	ECCP1IF ⁽¹⁾	54
PIE2	OSCFIE	CMIE ⁽¹⁾	_	EEIE	BCLIE	HLVDIE	TMR3IE	ECCP1IE ⁽¹⁾	54
IPR2	OSCFIP	CMIP ⁽¹⁾	_	EEIP	BCLIP	HLVDIP	TMR3IP	ECCP1IP ⁽¹⁾	53
TMR3L	L Timer3 Register, Low Byte							53	
TMR3H	3H Timer3 Register, High Byte						53		
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	52
T3CON	RD16	T3ECCP1 ⁽¹⁾	T3CKPS1	T3CKPS0	T3CCP1 ⁽¹⁾	T3SYNC	TMR3CS	TMR3ON	53

TABLE 14-1: REGISTERS ASSOCIATED WITH TIMER3 AS A TIMER/COUNTER

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer3 module.

Note 1: These bits are unimplemented on PIC18F2682/2685 devices; always maintain these bits clear.

NOTES:

15.0 CAPTURE/COMPARE/PWM (CCP1) MODULES

PIC18F2682/2685 devices have one CCP1 module. PIC18F4682/4685 devices have two CCP1 (Capture/ Compare/PWM) modules. CCP1, discussed in this chapter, implements standard Capture, Compare and Pulse-Width Modulation (PWM) modes.

ECCP1 implements an Enhanced PWM mode. The ECCP1 implementation is discussed in Section 16.0 "Enhanced Capture/Compare/PWM (ECCP1) Module". The CCP1 module contains a 16-bit register which can operate as a 16-bit Capture register, a 16-bit Compare register or a PWM Master/Slave Duty Cycle register. For the sake of clarity, all CCP1 module operation in the following sections is described with respect to CCP1, but is equally applicable to ECCP1.

Capture/ and Compare operations described in this chapter apply to all standard and Enhanced CCP1 modules. The operations of PWM mode, described in **Section 15.4 "PWM Mode"**, apply to CCP1 only.

REGISTER 15-1: CCP1CON: CAPTURE/COMPARE/PWM CONTROL REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0
bit 7							bit 0
Legend:							

U				
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-6	Unimplemented: Read as '0'
---------	----------------------------

bit 5-4	DC1B1:DC1B0: CCP1 Module PWM Duty Cycle bit 1 and bit 0
	Capture mode:
	Unused.
	Compare mode:
	Unused.
	PWM mode:
	These bits are the two LSbs (bit 1 and bit 0) of the 10-bit PWM duty cycle. The eight MSbs
	(DC1B9:DC1B2) of the duty cycle are found in CCPR1L.
bit 3-0	CCP1M3:CCP1M0: CCP1 Module Mode Select bits
	0000 = Capture/Compare/PWM disabled (resets CCP1 module)
	0001 = Reserved
	0010 = Compare mode; toggle output on match (CCP1IF bit is set)
	0011 = Reserved
	0100 = Capture mode; every falling edge or CAN message received (time-stamp) ⁽¹⁾ 0101 = Capture mode; every rising edge or CAN message received (time-stamp) ⁽¹⁾
	0110 = Capture mode; every 4th rising edge or every 4th CAN message received (time-stamp) ⁽¹⁾
	0111 = Capture mode; every 16th rising edge or every 16th CAN message received (time-stamp) ⁽¹⁾
	1000 = Compare mode; initialize CCP1 pin low; on compare match, force CCP1 pin high
	(CCPIF bit is set)
	1001 = Compare mode; initialize CCP pin high; on compare match, force CCP1 pin low
	(CCPIF bit is set)
	1010 = Compare mode; generate software interrupt on compare match (CCP1IF bit is set,
	CCP1 pin reflects I/O state)
	1011 = Compare mode; trigger special event; reset timer (TMR1 or TMR3, CCP1IF bit is set)

11xx = PWM mode

Note 1: Selected by CANCAP (CIOCON<4>) bit; overrides the CCP1 input pin source.

15.1 CCP1 Module Configuration

Each Capture/Compare/PWM module is associated with a control register (CCP1CON or ECCP1CON) and a data register (CCPR1 or ECCPR1). The data register, in turn, is comprised of two 8-bit registers: CCPR1L or ECCPR1L (low byte) and CCPR1H or ECCPR1H (high byte). All registers are both readable and writable.

15.1.1 CCP1 MODULES AND TIMER RESOURCES

The CCP1 modules utilize Timers 1, 2 or 3, depending on the mode selected. Timer1 and Timer3 are available to modules in Capture or Compare modes, while Timer2 is available for modules in PWM mode.

TABLE 15-1: CCP1 MODE – TIMER RESOURCE

CCP1/ECCP1 Mode	Timer Resource
Capture	Timer1 or Timer3
Compare	Timer1 or Timer3
PWM	Timer2

The assignment of a particular timer to a module is determined by the Timer to CCP1/ECCP1 enable bits in the T3CON register (Register 14-1). Both modules may be active at any given time and may share the same timer resource if they are configured to operate in the same mode (Capture/Compare or PWM) at the same time. The interactions between the two modules are summarized in Figure 15-1 and Figure 15-2.

TABLE 15-2: INTERACTIONS BETWEEN CCP1 AND ECCP1 FOR TIMER RESOURCES

CCP1 Mode	ECCP1 Mode	Interaction
Capture	Capture	Each module can use TMR1 or TMR3 as the time base. Time base can be different for each CCP1.
Capture	Compare	CCP1 can be configured for the Special Event Trigger to reset TMR1 or TMR3 (depending upon which time base is used). Automatic A/D conversions on trigger event can also be done. Operation of CCP1 could be affected if it is using the same timer as a time base.
Compare	Capture	CCP1 can be configured for the Special Event Trigger to reset TMR1 or TMR3 (depending upon which time base is used). Operation of CCP1 could be affected if it is using the same timer as a time base.
Compare	Compare	Either module can be configured for the Special Event Trigger to reset the time base. Automatic A/D conversions on ECCP1 trigger event can be done. Conflicts may occur if both modules are using the same time base.
Capture	PWM*	None
Compare	PWM*	None
PWM*	Capture	None
PWM*	Compare	None
PWM*	PWM	Both PWMs will have the same frequency and update rate (TMR2 interrupt).

* Includes standard and Enhanced PWM operation.

15.2 Capture Mode

In Capture mode, the CCPR1H:CCPR1L (or ECCPR1H:ECCPR1L) register pair captures the 16-bit value of the TMR1 or TMR3 registers when an event occurs on the CCP1/ECCP1 pin (RC2 for 28/40/44-pin devices and RD4 for 40/44-pin devices). An event is defined as one of the following:

- · every falling edge
- every rising edge
- · every 4th rising edge
- every 16th rising edge

The event is selected by the mode select bits, CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit, CCP1IF (PIR1<2>), is set; it must be cleared in software. If another capture occurs before the value in the CCPR1 register pair is read, the old captured value is overwritten by the new captured value.

15.2.1 CCP1 PIN CONFIGURATION

In Capture mode, the appropriate CCP1/ECCP1 pin should be configured as an input by setting the corresponding TRIS direction bit.

Note:	If RC2/CCP1 or RD4/PSP4/ECCP1/P1A
	is configured as an output, a write to the
	port can cause a capture condition.

15.2.2 TIMER1/TIMER3 MODE SELECTION

The timers that are to be used with the capture feature (Timer1 and/or Timer3) must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation may not work. The timer to be used with each CCP1 module is selected in the T3CON register (see Section 15.1.1 "CCP1 Modules and Timer Resources").

15.2.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCP1IE or ECCP1IE interrupt enable bit clear to avoid false interrupts. The interrupt flag bit, CCP1IF or ECCP1IF, should also be cleared following any such change in operating mode.

15.2.4 CCP1 PRESCALER

There are four prescaler settings in Capture mode; they are specified as part of the operating mode selected by the mode select bits (CCP1M3:CCP1M0). Whenever the CCP1 module is turned off or the CCP1 module is not in Capture mode, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared; therefore, the first capture may be from a non-zero prescaler. Example 15-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

15.2.5 CAN MESSAGE TIME-STAMP

The CAN capture event occurs when a message is received in any of the receive buffers. When configured, the CAN module provides the trigger to the CCP1 module to cause a capture event. This feature is provided to "time-stamp" the received CAN messages.

This feature is enabled by setting the CANCAP bit of the CAN I/O Control register (CIOCON<4>). The message receive signal from the CAN module then takes the place of the events on the RC2/CCP1 pin.

If this feature is selected, then four different capture options for CCP1M<3:0> are available:

- 0100 every time a CAN message is received
- 0101 every time a CAN message is received
- 0110 every 4th time a CAN message is received
- 0111 Capture mode, every 16th time a CAN message is received

EXAMPLE 15-1: CHANGING BETWEEN CAPTURE PRESCALERS

CLRF	CCP1CON	;	Turn CCP1 module off
MOVLW	NEW_CAPT_PS	;	Load WREG with the
		;	new prescaler mode
		;	value and CCP1 ON
MOVWF	CCP1CON	;	Load CCP1CON with
		;	this value




FIGURE 15-1: CAPTURE MODE OPERATION BLOCK DIAGRAM

15.3 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against either the TMR1 or TMR3 register pair value. When a match occurs, the CCP1 pin can be:

- driven high
- · driven low
- toggled (high-to-low or low-to-high)
- remain unchanged (that is, reflects the state of the I/O latch)

The action on the pin is based on the value of the mode select bits (CCP1M3:CCP1M0). At the same time, the interrupt flag bit, CCP1IF, is set.

15.3.1 CCP1 PIN CONFIGURATION

The user must configure the CCP1 (ECCP1) pin as an output by clearing the appropriate TRIS bit.

Note:	Clearing the CCP1CON register will force
	the RC2 compare output latch to the default
	low level. This is not the PORTC I/O data
	latch.

15.3.2 TIMER1/TIMER3 MODE SELECTION

Timer1 and/or Timer3 must be running in Timer mode or Synchronized Counter mode if the CCP1 module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

15.3.3 SOFTWARE INTERRUPT MODE


When the Generate Software Interrupt mode is chosen (CCP1M3:CCP1M0 = 1010), the CCP1 pin is not affected. Only a CCP1 interrupt is generated, if enabled and the CCP1IE bit is set.

15.3.4 SPECIAL EVENT TRIGGER

Both CCP1 modules are equipped with a Special Event Trigger. This is an internal hardware signal generated in Compare mode to trigger actions by other modules. The Special Event Trigger is enabled by selecting the Compare Special Event Trigger mode (CCP1M3:CCP1M0 = 1011).

For either the CCP1/ECCP1 module, the Special Event Trigger resets the timer register pair for whichever timer resource is currently assigned as the module's time base. This allows the CCPR1 (ECCPR1) registers to serve as a programmable period register for either timer.

FIGURE 15-2: COMPARE MODE OPERATION BLOCK DIAGRAM



			-		- /	_	, ,		
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
RCON	IPEN	SBOREN ⁽²⁾	_	RI	TO	PD	POR	BOR	52
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	54
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	54
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	54
IPR2	OSCFIP	CMIP ⁽¹⁾	_	EEIP	BCLIP	HLVDIP	TMR3IP	ECCP1IP ⁽¹⁾	54
PIR2	OSCFIF	CMIF ⁽¹⁾	_	EEIF	BCLIF	HLVDIF	TMR3IF	ECCP1IF ⁽¹⁾	54
PIE2	OSCFIE	CMIE ⁽¹⁾	_	EEIE	BCLIE	HLVDIE	TMR3IE	ECCP1IE ⁽¹⁾	53
TRISB	PORTB Data Direction Register								54
TRISC	PORTC Data Direction Register							54	
TMR1L	Timer1 Register Low Byte								52
TMR1H	Timer1 Reg	ister High Byt	te						52
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	52
TMR3H	Timer3 Reg	ister High Byt	te						53
TMR3L	Timer3 Reg	ister Low Byte	е						53
T3CON	RD16	T3ECCP1 ⁽¹⁾	T3CKPS1	T3CKPS0	T3CCP1 ⁽¹⁾	T3SYNC	TMR3CS	TMR3ON	53
CCPR1L	Capture/Compare/PWM Register 1 Low Byte							53	
CCPR1H	Capture/Compare/PWM Register 1 High Byte							53	
CCP1CON	— — DC1B1 DC1B0 CCP1M3 CCP1M2 CCP1M1 CCP1M0							53	
ECCPR1L ⁽¹⁾	Enhanced Capture/Compare/PWM Register 1 Low Byte							53	
ECCPR1H ⁽¹⁾	Enhanced C	Capture/Comp	bare/PWM R	Register 1 H	igh Byte				53
ECCP1CON ⁽¹⁾	EPWM1M1	EPWM1M0	EDC1B1	EDC1B0	ECCP1M3	ECCP1M2	ECCP1M1	ECCP1M0	53
						-			

TABLE 15-3: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, TIMER1 AND TIMER3

Legend: — = unimplemented, read as '0'. Shaded cells are not used by Capture and Compare, Timer1 or Timer3.

Note 1: These bits or registers are available on PIC18F4682/4685 devices only.

2: The SBOREN bit is only available when CONFIG2L<1:0> = 01; otherwise, it is disabled and reads as '0'.

15.4 PWM Mode


In Pulse-Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with a PORTB or PORTC data latch, the appropriate TRIS bit must be cleared to make the CCP1 pin an output.

Note:	Clearing the CCP1CON register will force the RC2 output latch to the default low						
	level. This is not the PORTC I/O data latch.						

Figure 15-3 shows a simplified block diagram of the CCP1 module in PWM mode.


For a step-by-step procedure on how to set up the CCP1 module for PWM operation, see Section 15.4.4 "Setup for PWM Operation".

FIGURE 15-3: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 15-4) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/ period).

FIGURE 15-4: PWM OUTPUT



15.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 (PR4) register. The PWM period can be calculated using the following formula.

EQUATION 15-1:

$$PWM Period = [(PR2) + 1] \cdot 4 \cdot TOSC \cdot (TMR2 Prescale Value)$$

PWM frequency is defined as 1/[PWM period].

When TMR1 (TMR3) is equal to PR2 (PR4), the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

```
Note: The Timer2 postscaler (see Section 13.0
"Timer2 Module") is not used in the
determination of the PWM frequency. The
postscaler could be used to have a servo
update rate at a different frequency than
the PWM output.
```

15.4.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time.

EQUATION 15-2:


PWM Duty Cycle = (CCPR1L:CCP1CON<5:4>) • Tosc • (TMR2 Prescale Value)

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register. The CCPR1H register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by the equation.

EQUATION 15-3:



Note: If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

TABLE 15-4: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

PWM Frequency	2.44 kHz	9.77 kHz	39.06 kHz	156.25 kHz	312.50 kHz	416.67 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	FFh	FFh	FFh	3Fh	1Fh	17h
Maximum Resolution (bits)	14	12	10	8	7	6.58

15.4.3 PWM AUTO-SHUTDOWN (ECCP1 ONLY)

The PWM auto-shutdown features of the Enhanced CCP1 module are available to ECCP1 in PIC18F4682/ 4685 (40/44-pin) devices. The operation of this feature is discussed in detail in **Section 16.4.7 "Enhanced PWM Auto-Shutdown"**.

Auto-shutdown features are not available for CCP1.

15.4.4 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP1 module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- 3. Make the CCP1 pin an output by clearing the appropriate TRIS bit.
- 4. Set the TMR2 prescale value, then enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
RCON	IPEN	SBOREN ⁽²⁾	_	RI	TO	PD	POR	BOR	52
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	54
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	54
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	54
TRISB	PORTB Data Direction Register							54	
TRISC	PORTC Data Direction Register							54	
TMR2	Timer2 Register							52	
PR2	Timer2 Peri	od Register							52
T2CON	—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	52
CCPR1L	Capture/Compare/PWM Register 1 Low Byte							53	
CCPR1H	Capture/Compare/PWM Register 1 High Byte						53		
CCP1CON	— — DC1B1 DC1B0 CCP1M3 CCP1M2 CCP1M1 CCP1M0						53		
ECCPR1L ⁽¹⁾	Enhanced Capture/Compare/PWM Register 1 Low Byte							53	
ECCPR1H ⁽¹⁾	Enhanced (Enhanced Capture/Compare/PWM Register 1 High Byte							53
ECCP1CON ⁽¹⁾	EPWM1M1	EPWM1M0	EDC1B1	EDC1B0	ECCP1M3	ECCP1M2	ECCP1M1	ECCP1M0	53

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PWM or Timer2.

Note 1: These bits or registers are available on PIC18F4682/4685 devices only.

2: The SBOREN bit is only available when CONFIG2L<1:0> = 01; otherwise, it is disabled and reads as '0'.

NOTES:

16.0 ENHANCED CAPTURE/ COMPARE/PWM (ECCP1) MODULE

Note: The ECCP1 module is implemented only in PIC18F4682/4685 (40/44-pin) devices.

In PIC18F4682/4685 devices, ECCP1 is implemented as a standard CCP1 module with Enhanced PWM capabilities. These include the provision for 2 or 4 output channels, user-selectable polarity, dead-band control and automatic shutdown and restart. The enhanced features are discussed in detail in **Section 16.4 "Enhanced PWM Mode"**. Capture, Compare and single output PWM functions of the ECCP1 module are the same as described for the standard CCP1 module.

The control register for the Enhanced CCP1 module is shown in Register 16-1. It differs from the CCP1CON register in the PIC18F2682/2685 devices in that the two Most Significant bits are implemented to control PWM functionality.

REGISTER 16-1: ECCP1CON: ENHANCED CAPTURE/COMPARE/PWM CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
EPWM1M1	EPWM1M0	EDC1B1	EDC1B0	ECCP1M3	ECCP1M2	ECCP1M1	ECCP1M0
bit 7							bit 0

Legend:						
R = Reada	ble bit	W = Writable bit	U = Unimplemented bit,	bit, read as '0'		
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		
bit 7-6	<u>If ECCP</u> xx = P1 <u>If ECCP</u> 00 = Sir 01 = Fu 10 = Ha	M1:EPWM1M0: Enhanced P ¹ <u>1M3:ECCP1M2 = 00, 01, 10:</u> A assigned as Capture/Comp <u>1M3:ECCP1M2 = 11:</u> ngle output: P1A modulated; F II-bridge output forward: P1D If-bridge output: P1A, P1B mo II-bridge output reverse: P1B	are input/output; P1B, P1C, F P1B, P1C, P1D assigned as p modulated; P1A active; P1B, dulated with dead-band contro	P1D assigned as port pins ort pins P1C inactive ol; P1C, P1D assigned as port pin		
bit 5-4	<u>Capture</u> Unused <u>Compar</u> Unused <u>PWM m</u>	<u>e mode:</u> <u>ode:</u> its are the two LSbs of the 10-) It MSbs of the duty cycle are foun		
bit 3-0	ECCP1 0000 = 0001 = 0010 = 0100 = 0101 = 0110 = 1000 = 1010 = 1011 = 1100 = 1101 = 1101 = 1110 =	W3:ECCP1M0 : Enhanced CC Capture/Compare/PWM off (r Reserved Compare mode; toggle outpu Reserved Capture mode; every falling e Capture mode; every rising e Capture mode; every 4th risir Capture mode; every 16th ris Compare mode; initialize ECC Compare mode; generate sof	essets ECCP1 module) t on match edge dge ing edge CP1 pin low; set output on co char interrupt only; ECCP1 p al event (ECCP1 resets TMR ECCP1 match) e-high; P1B, P1D active-high e-low; P1B, P1D active-high	ompare match (set ECCP1IF)		

In addition to the expanded range of modes available through the ECCP1CON register, the ECCP1 module has two additional registers associated with Enhanced PWM operation and auto-shutdown features. They are:

- ECCP1DEL (Dead-Band Delay)
- ECCP1AS (Auto-Shutdown Configuration)

16.1 ECCP1 Outputs and Configuration

The Enhanced CCP1 module may have up to four PWM outputs, depending on the selected operating mode. These outputs, designated P1A through P1D, are multiplexed with I/O pins on PORTD. The outputs that are active depend on the ECCP1 operating mode selected. The pin assignments are summarized in Table 16-1.

To configure the I/O pins as PWM outputs, the proper PWM mode must be selected by setting the EPWM1M1:EPWM1M0 and ECCP1M3:ECCP1M0 bits. The appropriate TRISD direction bits for the port pins must also be set as outputs.

16.1.1 ECCP1 MODULES AND TIMER RESOURCES

Like the standard CCP1 modules, the ECCP1 module can utilize Timers 1, 2 or 3, depending on the mode selected. Timer1 and Timer3 are available for modules in Capture or Compare modes, while Timer2 is available for modules in PWM mode. Interactions between the standard and Enhanced CCP1 modules are identical to those described for standard CCP1 modules. Additional details on timer resources are provided in Section 15.1.1 "CCP1 Modules and Timer Resources".

16.2 Capture and Compare Modes

Except for the operation of the Special Event Trigger discussed below, the Capture and Compare modes of the ECCP1 module are identical in operation to that of CCP1. These are discussed in detail in Section 15.2 "Capture Mode" and Section 15.3 "Compare Mode".

16.2.1 SPECIAL EVENT TRIGGER

The Special Event Trigger output of ECCP1 resets the TMR1 or TMR3 register pair, depending on which timer resource is currently selected. This allows the ECCP1 register to effectively be a 16-bit programmable period register for Timer1 or Timer3. The Special Event Trigger for ECCP1 can also start an A/D conversion. In order to start the conversion, the A/D converter must be previously enabled.

16.3 Standard PWM Mode

When configured in Single Output mode, the ECCP1 module functions identically to the standard CCP1 module in PWM mode, as described in **Section 15.4 "PWM Mode"**. This is also sometimes referred to as "Compatible CCP1" mode, as in Table 16-1.

Note: When setting up single output PWM operations, users are free to use either of the processes described in Section 15.4.4 "Setup for PWM Operation" or Section 16.4.9 "Setup for PWM Operation". The latter is more generic but will work for either single or multi-output PWM.

ECCP1 Mode	CCP1CON Configuration	RD4	RD5	RD6	RD7
	All	PIC18F4682/4685	Devices:		
Compatible CCP1	00xx 11xx	ECCP1	RD5/PSP5	RD6/PSP6	RD7/PSP7
Dual PWM	10xx 11xx	P1A	P1B	RD6/PSP6	RD7/PSP7
Quad PWM	x1xx 11xx	P1A	P1B	P1C	P1D

TABLE 16-1: PIN ASSIGNMENTS FOR VARIOUS ECCP1 MODES

Legend: x = Don't care. Shaded cells indicate pin assignments not used by ECCP1 in a given mode.

16.4 Enhanced PWM Mode

The Enhanced PWM mode provides additional PWM output options for a broader range of control applications. The module is a backward compatible version of the standard CCP1 module and offers up to four outputs, designated P1A through P1D. Users are also able to select the polarity of the signal (either active-high or active-low). The module's output mode and polarity are configured by setting the EPWM1M1:EPWM1M0 and ECCP1M3:ECCP1M0 bits of the ECCP1CON register.

Figure 16-1 shows a simplified block diagram of PWM operation. All control registers are double-buffered and are loaded at the beginning of a new PWM cycle (the period boundary when Timer2 resets) in order to prevent glitches on any of the outputs. The exception is the PWM Dead-Band Delay register, ECCP1DEL, which is loaded at either the duty cycle boundary or the boundary period (whichever comes first). Because of the buffering, the module waits until the assigned timer resets instead of starting immediately. This means that Enhanced PWM waveforms do not exactly match the standard PWM waveforms, but are instead offset by one full instruction cycle (4 Tosc).

As before, the user must manually configure the appropriate TRIS bits for output.

16.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following equation.


EQUATION 16-1:

 $PWM Period = [(PR2) + 1] \cdot 4 \cdot TOSC \cdot (TMR2 Prescale Value)$

PWM frequency is defined as 1/[PWM period]. When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The ECCP1 pin is set (if PWM duty cycle = 0%, the ECCP1 pin will not be set)
- The PWM duty cycle is copied from ECCPR1L into ECCPR1H
 - Note: The Timer2 postscaler (see Section 13.0 "Timer2 Module") is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

FIGURE 16-1: SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODULE



16.4.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the ECCPR1L register and to the ECCP1CON<5:4> bits. Up to 10-bit resolution is available. The ECCPR1L contains the eight MSbs and the ECCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by ECCPR1L:ECCP1CON<5:4>. The PWM duty cycle is calculated by the following equation.

EQUATION 16-2:

PWM Duty Cycle =	(ECCPR1L:ECCP1CON<5:4> •
	TOSC • (TMR2 Prescale Value)

ECCPR1L and ECCP1CON<5:4> can be written to at any time, but the duty cycle value is not copied into ECCPR1H until a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, ECCPR1H is a read-only register.

The ECCPR1H register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation. When the ECCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or two bits of the TMR2 prescaler, the ECCP1 pin is cleared. The maximum PWM resolution (bits) for a given PWM frequency is given by the following equation.

EQUATION 16-3:

PWM Resolution (max) =
$$\frac{\log\left(\frac{FOSC}{FPWM}\right)}{\log(2)}$$
 bits

Note: If the PWM duty cycle value is longer than the PWM period, the ECCP1 pin will not be cleared.

16.4.3 PWM OUTPUT CONFIGURATIONS

The EPWM1M1:EPWM1M0 bits in the ECCP1CON register allow one of four configurations:

- Single Output
- Half-Bridge Output
- Full-Bridge Output, Forward mode
- Full-Bridge Output, Reverse mode

The Single Output mode is the standard PWM mode discussed in **Section 16.4 "Enhanced PWM Mode"**. The Half-Bridge and Full-Bridge Output modes are covered in detail in the sections that follow.

The general relationship of the outputs in all configurations is summarized in Figure 16-2.

PWM Frequency	2.44 kHz	9.77 kHz	39.06 kHz	156.25 kHz	312.50 kHz	416.67 kHz	
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1	
PR2 Value	FFh	FFh	FFh	3Fh	1Fh	17h	
Maximum Resolution (bits)	10	10	10	8	7	6.58	

TABLE 16-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

	ECCP1CON <7:6>	SIGNAL	0		►	PR2 + 1
	1.00			4	Period	
00	(Single Output)	P1A Modulated		Delay ⁽¹⁾	Delay ⁽¹⁾	1
		P1A Modulated		→		
10	(Half-Bridge)	P1B Modulated				
		P1A Active	 			I
01	(Full-Bridge, Forward)	P1B Inactive	;			
	,	P1C Inactive	'			
		P1D Modulated				
	11 (Full-Bridge, Reverse)	P1A Inactive				
11		P1B Modulated	— —		-	1 1 1
	Neverse)	P1C Active	— — ·		1 1 1	
		P1D Inactive	'		1 1	ı

FIGURE 16-2: PWM OUTPUT RELATIONSHIPS (ACTIVE-HIGH STATE)

FIGURE 16-3: PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE)

ECCP1CON	SIGNAL	0	► PR2 + 7
<7:6>			Period
00 (Single Output)	P1A Modulated		
	P1A Modulated	Delay ⁽¹⁾	 Delay ⁽¹⁾
10 (Half-Bridge)	P1B Modulated	Delay("/	
	P1A Active	_	· · · · · · · · · · · · · · · · · · ·
(Full-Bridge,	P1B Inactive	_ <u> </u>	
⁰¹ Forward)	P1C Inactive		
	P1D Modulated		
	P1A Inactive		
11 (Full-Bridge,	P1B Modulated		4
Reverse)	P1C Active		
	P1D Inactive	<u> </u>	

• Period = 4 * Tosc * (PR2 + 1) * (TMR2 Prescale Value)

• Duty Cycle = Tosc * (ECCPR1L<7:0>:ECCP1CON<5:4>) * (TMR2 Prescale Value)

• Delay = 4 * Tosc * (ECCP1DEL<6:0>)

Note 1: Dead-band delay is programmed using the ECCP1DEL register (Section 16.4.6 "Programmable Dead-Band Delay").

16.4.4 HALF-BRIDGE MODE

In the Half-Bridge Output mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the P1A pin, while the complementary PWM output signal is output on the P1B pin (Figure 16-4). This mode can be used for half-bridge applications, as shown in Figure 16-5, or for full-bridge applications where four power switches are being modulated with two PWM signals.

In Half-Bridge Output mode, the programmable deadband delay can be used to prevent shoot-through current in half-bridge power devices. The value of bits, PDC6:PDC0, sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See **Section 16.4.6 "Programmable Dead-Band Delay"** for more details of the dead-band delay operations.

Since the P1A and P1B outputs are multiplexed with the PORTD<4> and PORTD<5> data latches, the TRISD<4> and TRISD<5> bits must be cleared to configure P1A and P1B as outputs.

FIGURE 16-4: HALF-BRIDGE PWM OUTPUT







FIGURE 16-5: EXAMPLES OF HALF-BRIDGE OUTPUT MODE APPLICATIONS



16.4.5 FULL-BRIDGE MODE

In Full-Bridge Output mode, four pins are used as outputs; however, only two outputs are active at a time. In the Forward mode, pin P1A is continuously active and pin P1D is modulated. In the Reverse mode, pin P1C is continuously active and pin P1B is modulated. These are illustrated in Figure 16-6. P1A, P1B, P1C and P1D outputs are multiplexed with the PORTD<4>, PORTD<5>, PORTD<6> and PORTD<7> data latches. The TRISD<4>, TRISD<5>, TRISD<6> and TRISD<7> bits must be cleared to make the P1A, P1B, P1C and P1D pins outputs.





V+ PIC18F268X/468X QC FET QA FET Driver Driver P1A Load P1B FET FET Driver Driver P1C QB QD V-P1D

FIGURE 16-7: EXAMPLE OF FULL-BRIDGE APPLICATION

16.4.5.1 Direction Change in Full-Bridge Mode

In the Full-Bridge Output mode, the EPWM1M1 bit in the ECCP1CON register allows the user to control the forward/reverse direction. When the application firmware changes this direction control bit, the module will assume the new direction on the next PWM cycle.

Just before the end of the current PWM period, the modulated outputs (P1B and P1D) are placed in their inactive state, while the unmodulated outputs (P1A and P1C) are switched to drive in the opposite direction. This occurs in a time interval of (4 Tosc * (Timer2 Prescale Value)) before the next PWM period begins. The Timer2 prescaler will either be 1, 4 or 16, depending on the value of the T2CKPS bits (T2CON<1:0>). During the interval from the switch of the unmodulated outputs to the beginning of the next period, the modulated outputs (P1B and P1D) remain inactive. This relationship is shown in Figure 16-8.

Note that in the Full-Bridge Output mode, the ECCP1 module does not provide any dead-band delay. In general, since only one output is modulated at all times, dead-band delay is not required. However, there is a situation where a dead-band delay might be required. This situation occurs when both of the following conditions are true:


- 1. The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- 2. The turn-off time of the power switch, including the power device and driver circuit, is greater than the turn-on time.

Figure 16-9 shows an example where the PWM direction changes from forward to reverse at a near 100% duty cycle. At time t1, the outputs P1A and P1D become inactive, while output P1C becomes active. In this example, since the turn-off time of the power devices is longer than the turn-on time, a shoot-through current may flow through power devices, QC and QD (see Figure 16-7), for the duration of 't'. The same phenomenon will occur to power devices, QA and QB, for PWM direction change from reverse to forward.


If changing PWM direction at high duty cycle is required for an application, one of the following requirements must be met:

- 1. Reduce PWM for a PWM period before changing directions.
- 2. Use switch drivers that can drive the switches off faster than they can drive them on.

Other options to prevent shoot-through current may exist.







16.4.6 PROGRAMMABLE DEAD-BAND DELAY

Note:	Programmable	dead-band	delay	is	not				
	implemented in PIC18F2682/2685 devi								
	with standard C	CP1 module	s.						

In half-bridge applications where all power switches are modulated at the PWM frequency at all times, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (*shoot-through current*) may flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shootthrough current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In the Half-Bridge Output mode, a digitally programmable dead-band delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. See Figure 16-4 for illustration. Bits PDC6:PDC0 of the ECCP1DEL register (Register 16-2) set the delay period in terms of microcontroller instruction cycles (TCY or 4 ToSC). These bits are not available on PIC18F2682/2685 devices, as the standard CCP1 module does not support half-bridge operation.

16.4.7 ENHANCED PWM AUTO-SHUTDOWN

When the ECCP1 is programmed for any of the Enhanced PWM modes, the active output pins may be configured for auto-shutdown. Auto-shutdown immediately places the Enhanced PWM output pins into a defined shutdown state when a shutdown event occurs.

A shutdown event can be caused by either of the comparator modules, a low level on the RB0/INT0/ FLT0/AN10 pin, or any combination of these three sources. The comparators may be used to monitor a voltage input proportional to a current being monitored in the bridge circuit. If the voltage exceeds a threshold, the comparator switches state and triggers a shutdown. Alternatively, a digital signal on the INT0 pin can also trigger a shutdown. The auto-shutdown feature can be disabled by not selecting any auto-shutdown sources. The auto-shutdown sources to be used are selected using the ECCPAS2:ECCPAS0 bits (bits<6:4> of the ECCP1AS register).

When a shutdown occurs, the output pins are asynchronously placed in their shutdown states, specified by the PSSAC1:PSSAC0 and PSSBD1:PSSBD0 bits (ECCP1AS3:ECCP1AS0). Each pin pair (P1A/P1C and P1B/P1D) may be set to drive high, drive low or be tri-stated (not driving). The ECCPASE bit (ECCP1AS<7>) is also set to hold the Enhanced PWM outputs in their shutdown states.

The ECCPASE bit is set by hardware when a shutdown event occurs. If automatic restarts are not enabled, the ECCPASE bit is cleared by firmware when the cause of the shutdown clears. If automatic restarts are enabled, the ECCPASE bit is automatically cleared when the cause of the auto-shutdown has cleared.

If the ECCPASE bit is set when a PWM period begins, the PWM outputs remain in their shutdown state for that entire PWM period. When the ECCPASE bit is cleared, the PWM outputs will return to normal operation at the beginning of the next PWM period.

Note: Writing to the ECCPASE bit is disabled while a shutdown condition is active.

R/W-0	R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0											
PRSEN	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0					
bit 7 bit 0												
Legend:												
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'												
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown												
bit 7 bit 6-0	 PRSEN: PWM Restart Enable bit 1 = Upon auto-shutdown, the ECCPASE bit clears automatically once the shutdown event goes away; the PWM restarts automatically 0 = Upon auto-shutdown, ECCPASE must be cleared in software to restart the PWM PDC6:PDC0: PWM Delay Count bits Delay time in number of Eosc/4 (4 * Tosc) cycles, between the scheduled and actual time for a PWM 											
Delay time, in number of Fosc/4 (4 * Tosc) cycles, between the scheduled and actual time for a P signal to transition to active.												

REGISTER 16-2: ECCP1DEL: PWM DEAD-BAND DELAY REGISTER⁽¹⁾

Note 1: This register is available on PIC18F4682/4685 devices only.

REGISTER 16-3: ECCP1AS: ENHANCED CAPTURE/COMPARE/PWM AUTO-SHUTDOWN CONFIGURATION REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1	PSSBD0		
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, reac	l as '0'			
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 7		CCP1 Auto-Sh							
				P1 outputs are	e in shutdown s	tate			
bit 6-4		outputs are ope	•		alaat hita				
DIL 0-4									
		or Comparator r Comparator 2							
		r Comparator 1							
	100 = RB0								
		Comparator 1							
		arator 2 output							
001 = Comparator 1 output 000 = Auto-shutdown is disabled									
bit 3-2				vn State Contro	ol bits				
	PSSAC1:PSSAC0: Pins A and C Shutdown State Control bits 1x = Pins A and C tri-state (PIC18F4682/4685 devices)								
01 = Drive Pins A and C to '1'									
	00 = Drive Pins A and C to '0'								
bit 1-0	PSSBD1:PSS	BD0: Pins B a	and D Shutdov	vn State Contro	ol bits				
	1x = Pins B a	nd D tri-state							
		ns B and D to '	—						
	00 = Drive Pir	ns B and D to '	0'						

Note 1: This register is available on PIC18F4682/4685 devices only.

16.4.7.1 Auto-Shutdown and Auto-Restart

The auto-shutdown feature can be configured to allow automatic restarts of the module following a shutdown event. This is enabled by setting the PRSEN bit of the ECCP1DEL register (ECCP1DEL<7>).

In Shutdown mode with PRSEN = 1 (Figure 16-10), the ECCPASE bit will remain set for as long as the cause of the shutdown continues. When the shutdown condition clears, the ECCPASE bit is cleared. If PRSEN = 0 (Figure 16-11), once a shutdown condition occurs, the ECCPASE bit will remain set until it is cleared by firmware. Once ECCPASE is cleared, the Enhanced PWM will resume at the beginning of the next PWM period.

Note:	Writing to the ECCPASE bit is disabled											
	while a shutdown condition is active.											

Independent of the PRSEN bit setting, if the autoshutdown source is one of the comparators, the shutdown condition is a level. The ECCPASE bit cannot be cleared as long as the cause of the shutdown persists.

The Auto-Shutdown mode can be forced by writing a '1' to the ECCPASE bit.

16.4.8 START-UP CONSIDERATIONS

When the ECCP1 module is used in the PWM mode, the application hardware must use the proper external pull-up and/or pull-down resistors on the PWM output pins. When the microcontroller is released from Reset, all of the I/O pins are in the high-impedance state. The external circuits must keep the power switch devices in the OFF state until the microcontroller drives the I/O pins with the proper signal levels, or activates the PWM output(s).

The ECCP1M1:ECCP1M0 bits (ECCP1CON<1:0>) allow the user to choose whether the PWM output signals are active-high or active-low for each pair of PWM output pins (P1A/P1C and P1B/P1D). The PWM output polarities must be selected before the PWM pins are configured as outputs. Changing the polarity configuration while the PWM pins are configured as outputs is not recommended, since it may result in damage to the application circuits.

The P1A, P1B, P1C and P1D output latches may not be in the proper states when the PWM module is initialized. Enabling the PWM pins for output at the same time as the ECCP1 module may cause damage to the application circuit. The ECCP1 module must be enabled in the proper output mode and complete a full PWM cycle before configuring the PWM pins as outputs. The completion of a full PWM cycle is indicated by the TMR2IF bit being set as the second PWM period begins.

FIGURE 16-10: PWM AUTO-SHUTDOWN (PRSEN = 1, AUTO-RESTART ENABLED)





FIGURE 16-11: PWM AUTO-SHUTDOWN (PRSEN = 0, AUTO-RESTART DISABLED)



16.4.9 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the ECCP1 module for PWM operation:

- 1. Configure the PWM pins, P1A and P1B (and P1C and P1D, if used), as inputs by setting the corresponding TRIS bits.
- 2. Set the PWM period by loading the PR2 register.
- Configure the ECCP1 module for the desired PWM mode and configuration by loading the ECCP1CON register with the appropriate values:
 - Select one of the available output configurations and direction with the EPWM1M1:EPWM1M0 bits.
 - Select the polarities of the PWM output signals with the ECCP1M3:ECCP1M0 bits.
- 4. Set the PWM duty cycle by loading the ECCPR1L register and ECCP1CON<5:4> bits.
- 5. For Half-Bridge Output mode, set the deadband delay by loading ECCP1DEL<6:0> with the appropriate value.
- 6. If auto-shutdown operation is required, load the ECCP1AS register:
 - Select the auto-shutdown sources using the ECCPAS2:ECCPAS0 bits.
 - Select the shutdown states of the PWM output pins using PSSAC1:PSSAC0 and PSSBD1:PSSBD0 bits.
 - Set the ECCPASE bit (ECCP1AS<7>).
 - Configure the comparators using the CMCON register.
 - Configure the comparator inputs as analog inputs.
- 7. If auto-restart operation is required, set the PRSEN bit (ECCP1DEL<7>).
- 8. Configure and start TMR2:
 - Clear the TMR2 interrupt flag bit by clearing the TMR2IF bit (PIR1<1>).
 - Set the TMR2 prescale value by loading the T2CKPS bits (T2CON<1:0>).
 - Enable Timer2 by setting the TMR2ON bit (T2CON<2>).
- 9. Enable PWM outputs after a new PWM cycle has started:
 - Wait until TMRx overflows (TMRxIF bit is set).
 - Enable the ECCP1/P1A, P1B, P1C and/or P1D pin outputs by clearing the respective TRIS bits.
 - Clear the ECCPASE bit (ECCP1AS<7>).

16.4.10 EFFECTS OF A RESET

Both Power-on Reset and subsequent Resets will force all ports to Input mode and the ECCP1 registers to their Reset states.

This forces the Enhanced CCP1 module to reset to a state compatible with the standard CCP1 module.

TABLE 10-3. REGISTERS ASSOCIATED WITH EGGIT MODULE AND TIMERT TO TIMERS										
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51	
RCON	IPEN	SBOREN ⁽³⁾	_	RI	TO	PD	POR	BOR	52	
IPR1	PSPIP ⁽²⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	54	
PIR1	PSPIF ⁽²⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	54	
PIE1	PSPIE ⁽²⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	54	
IPR2	OSCFIP	CMIP ⁽²⁾	_	EEIP	BCLIP	HLVDIP	TMR3IP	ECCP1IP ⁽²⁾	53	
PIR2	OSCFIF	CMIF ⁽²⁾	_	EEIF	BCLIF	HLVDIF	TMR3IF	ECCP1IF ⁽²⁾	54	
PIE2	OSCFIE	CMIE ⁽²⁾	_	EEIE	BCLIE	HLVDIE	TMR3IE	ECCP1IE ⁽²⁾	54	
TRISB	PORTB Data Direction Register									
TRISC	PORTC Data Direction Register									
TRISD ⁽¹⁾	PORTD Data Direction Register									
TMR1L	Timer1 Register Low Byte									
TMR1H	Timer1 Register High Byte									
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	52	
TMR2	Timer2 Reg	ister							52	
T2CON		T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	52	
PR2	Timer2 Peri	od Register							52	
TMR3L	Timer3 Reg	ister Low Byte	e						53	
TMR3H	Timer3 Register High Byte									
T3CON	RD16 T3ECCP1 ⁽²⁾ T3CKPS1 T3CKPS0 T3CCP1 ⁽²⁾ T3SYNC TMR3CS TMR3ON									
ECCPR1L ⁽¹⁾										
ECCPR1H ⁽¹⁾	Enhanced C	Capture/Comp	are/PWM R	egister 1 Hig	h Byte				53	
ECCP1CON ⁽¹⁾	EPWM1M1	EPWM1M0	EDC1B1	EDC1B0	ECCP1M3	ECCP1M2	ECCP1M1	ECCP1M0	53	
ECCP1AS ⁽¹⁾	ECCPASE	ECCPAS2	ECCPAS1	ECCPAS0	PSSAC1	PSSAC0	PSSBD1	PSSBD0	53	
ECCP1DEL ⁽¹⁾	PRSEN	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0	53	

TABLE 16-3: REGISTERS ASSOCIATED WITH ECCP1 MODULE AND TIMER1 TO TIMER3

Legend: — = unimplemented, read as '0'. Shaded cells are not used during ECCP1 operation.

Note 1: These registers are available on PIC18F4682/4685 devices only.

2: These bits are available on PIC18F4682/4685 and reserved on PIC18F2682/2685 devices.

3: The SBOREN bit is only available when CONFIG2L<1:0> = 01; otherwise, it is disabled and reads as '0'.

17.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

17.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C)
 - Full Master mode
 - Slave mode (with general address call)

The I²C interface supports the following modes in hardware:

- Master mode
- · Multi-Master mode
- Slave mode

17.2 Control Registers

The MSSP module has three associated registers. These include a status register (SSPSTAT) and two control registers (SSPCON1 and SSPCON2). The use of these registers and their individual Configuration bits differ significantly depending on whether the MSSP module is operating in SPI or I^2C mode.

Additional details are provided under the individual sections.

17.3 SPI Mode

The SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:


- Serial Data Out (SDO) RC5/SDO
- Serial Data In (SDI) RC4/SDI/SDA
- Serial Clock (SCK) RC3/SCK/SCL

Additionally, a fourth pin may be used when in a Slave mode of operation:

• Slave Select (SS) – RA5/AN4/SS/HLVDIN

Figure 17-1 shows the block diagram of the MSSP module when operating in SPI mode.

FIGURE 17-1: MSSP BLOCK DIAGRAM (SPI MODE)



17.3.1 REGISTERS

The MSSP module has four registers for SPI mode operation. These are:

- MSSP Control Register 1 (SSPCON1)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer Register (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible

SSPCON1 and SSPSTAT are the control and status registers in SPI mode operation. The SSPCON1 register is readable and writable. The lower 6 bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write. SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

In receive operations, SSPSR and SSPBUF together create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not doublebuffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

REGISTER 17-1: SSPSTAT: MSSP STATUS REGISTER (SPI MODE)

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0					
SMP	CKE	D/A	Р	S	R/W	UA	BF					
bit 7							bit 0					
Legend:	. 1. 1											
R = Readable		W = Writable		•	nented bit, rea							
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown					
bit 7	SMP: Sampl	e hit										
	SPI Master r											
		a sampled at e	nd of data out	tput time								
	•	a sampled at m		•								
		SPI Slave mode:										
		e cleared when	SPI is used i	n Slave mode.								
bit 6		ock Select bit										
				tive to Idle clock								
				e to active clock								
bit 5	D/A: Data/A		,	Υ.	,							
	Used in I ² C r	mode only.										
bit 4	P: Stop bit											
	Used in I ² C ı	mode only. This	bit is cleared	I when the MSS	P module is d	isabled, SSPEN	is cleared.					
bit 3	S: Start bit	Used in I ² C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared. S: Start bit										
	Used in I ² C r	Used in I ² C mode only.										
bit 2	R/W: Read/V	R/W: Read/Write Information bit										
	Used in I ² C r	Used in I ² C mode only.										
bit 1	UA: Update	Address bit										
	Used in I ² C r	mode only.										
bit 0	BF: Buffer F	BF: Buffer Full Status bit (Receive mode only)										
		complete, SSP										
	0 = Receive	0 = Receive not complete, SSPBUF is empty										

REGISTER 17-2: SSPCON1: MSSP CONTROL REGISTER 1 (SPI MODE)

WCOL SSPOV ⁽¹⁾ SSPEN ⁽²⁾ CKP SSPM3 ⁽³⁾ SSPM2 ⁽³⁾ SSPM1 ⁽³⁾ SSPM0 ⁽³⁾ bit 7 bit 5	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 7 bit	WCOL	SSPOV ⁽¹⁾	SSPEN ⁽²⁾	CKP	SSPM3 ⁽³⁾	SSPM2 ⁽³⁾	SSPM1 ⁽³⁾	SSPM0 ⁽³⁾
	bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	WCOL: Write Collision Detect bit (Transmit mode only)
	 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software) 0 = No collision
bit 6	SSPOV: Receive Overflow Indicator bit ⁽¹⁾
	 SPI Slave mode: 1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. The user must read the SSPBUF, even if only transmitting data, to avoid setting overflow (must be cleared in software). 0 = No overflow
bit 5	SSPEN: Master Synchronous Serial Port Enable bit ⁽²⁾
Site	1 = Enables serial port and configures SCK, SDO, SDI and \overline{SS} as serial port pins ⁽²⁾ 0 = Disables serial port and configures these pins as I/O port pins ⁽²⁾
bit 4	CKP: Clock Polarity Select bit
	 1 = Idle state for clock is a high level 0 = Idle state for clock is a low level
bit 3-0	SSPM3:SSPM0: Master Synchronous Serial Port Mode Select bits ⁽³⁾
	 0101 = SPI Slave mode, clock = SCK pin, SS pin control disabled, SS can be used as I/O pin 0100 = SPI Slave mode, clock = SCK pin, SS pin control enabled 0011 = SPI Master mode, clock = TMR2 output/2 0010 = SPI Master mode, clock = Fosc/64 0001 = SPI Master mode, clock = Fosc/16 0000 = SPI Master mode, clock = Fosc/4
Note 1:	In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register.

- 2: When enabled, these pins must be properly configured as input or output.
- **3:** Bit combinations not specifically listed here are either reserved or implemented in I^2C^{TM} mode only.

17.3.2 OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON1<5:0> and SSPSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- · Slave Select mode (Slave mode only)

The MSSP module consists of a transmit/receive shift register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPBUF register. Then, the Buffer Full detect bit, BF (SSPSTAT<0>) and the interrupt flag bit, SSPIF, are set. This double-buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPBUF register during transmission/reception of data will be ignored and the write collision detect bit, WCOL (SSPCON1<7>), will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. The Buffer Full bit, BF (SSPSTAT<0>), indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 17-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

The SSPSR is not directly readable or writable and can only be accessed by addressing the SSPBUF register. Additionally, the MSSP Status register (SSPSTAT) indicates the various status conditions.

EXAMPLE 17-1: LOADING THE SSPBUF (SSPSR) REGISTER

LOOP	BTFSS	SSPSTAT, BF	;Has data been received (transmit complete)?
	BRA	LOOP	;No
	MOVF	SSPBUF, W	;WREG reg = contents of SSPBUF
	MOVWF	RXDATA	;Save in user RAM, if data is meaningful
	MOVF	TXDATA, W	;W reg = contents of TXDATA
	MOVWF	SSPBUF	;New data to xmit

17.3.3 ENABLING SPI I/O

To enable the serial port, MSSP Enable bit, SSPEN (SSPCON1<5>), must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, reinitialize the SSPCON registers and then set the SSPEN bit. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:

- · SDI is automatically controlled by the SPI module
- SDO must have TRISC<5> bit cleared
- SCK (Master mode) must have TRISC<3> bit cleared
- SCK (Slave mode) must have TRISC<3> bit set
- SS must have TRISF<7> bit set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

17.3.4 TYPICAL CONNECTION

Figure 17-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- · Master sends data Slave sends dummy data
- · Master sends data Slave sends data
- · Master sends dummy data Slave sends data




FIGURE 17-2: SPI MASTER/SLAVE CONNECTION

17.3.5 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2, Figure 17-2) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "Line Activity Monitor" mode. The clock polarity is selected by appropriately programming the CKP bit (SSPCON1<4>). This then, would give waveforms for SPI communication as shown in Figure 17-3, Figure 17-5 and Figure 17-6, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user-programmable to be one of the following:

- · Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum data rate (at 40 MHz) of 10.00 Mbps.

Figure 17-3 shows the waveforms for Master mode. When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.




FIGURE 17-3: SPI MODE WAVEFORM (MASTER MODE)

17.3.6 SLAVE MODE

In Slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched, the SSPIF interrupt flag bit is set.

Before enabling the module in SPI Slave mode, the clock line must match the proper Idle state. The clock line can be observed by reading the SCK pin. The Idle state is determined by the CKP bit (SSPCON1<4>).

While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. When a byte is received, the device will wake-up from Sleep.

17.3.7 SLAVE SELECT SYNCHRONIZATION

The \overline{SS} pin allows a Synchronous Slave mode. The SPI must be in Slave mode with \overline{SS} pin control enabled (SSPCON1<3:0> = 04h). The pin must not be driven low for the \overline{SS} pin to function as an input. The data latch


must be high. When the \overline{SS} pin is low, transmission and reception are enabled and the SDO pin is driven. When the \overline{SS} pin goes high, the SDO pin is no longer driven, even if in the middle of a transmitted byte, and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.

- Note 1: When the SPI is in Slave mode with \overline{SS} pin control enabled (SSPCON<3:0> = 0100), the SPI module will reset if the \overline{SS} pin is set to VDD.
 - If the SPI is used in Slave mode with CKE set, then the SS pin control must be enabled.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the \overline{SS} pin to a high level or clearing the SSPEN bit.

To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver, the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function) since it cannot create a bus conflict.

FIGURE 17-4: SLAVE SYNCHRONIZATION WAVEFORM







FIGURE 17-5: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 0)





17.3.8 OPERATION IN POWER-MANAGED MODES

In SPI Master mode, module clocks may be operating at a different speed than when in full power mode. In the case of Sleep mode, all clocks are halted.

In most power-managed modes, a clock is provided to the peripherals. That clock should be from the primary clock source, the secondary clock (Timer1 oscillator at 32.768 kHz) or the INTOSC source. See **Section 2.7 "Clock Sources and Oscillator Switching**" for additional information.

In most cases, the speed that the master clocks SPI data is not important; however, this should be evaluated for each system.

If MSSP interrupts are enabled, they can wake the controller from Sleep mode, or one of the Idle modes, when the master completes sending data. If an exit from Sleep or Idle mode is not desired, MSSP interrupts should be disabled.

If the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the devices wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in any power-managed mode and data to be shifted into the SPI Transmit/ Receive Shift register. When all 8 bits have been received, the MSSP interrupt flag bit will be set and if enabled, will wake the device.

17.3.9 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

17.3.10 BUS MODE COMPATIBILITY

Table 17-1 shows the compatibility between the standard SPI modes and the states of the CKP and CKE control bits.

Standard SPI Mode	Control Bits State			
Terminology	СКР	CKE		
0, 0	0	1		
0, 1	0	0		
1, 0	1	1		
1, 1	1	0		

TABLE 17-1: SPI BUS MODES

There is also an SMP bit which controls when the data is sampled.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51	
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	54	
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	54	
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	54	
TRISA	PORTA Da	PORTA Data Direction Register								
TRISC	PORTC Data Direction Register									
SSPBUF	MSSP Receive Buffer/Transmit Register									
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	52	
SSPSTAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	52	

 TABLE 17-2:
 REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the MSSP in SPI mode.

Note 1: These bits are unimplemented in PIC18F2682/2685 devices; always maintain these bits clear.

17.4 I²C Mode


The MSSP module in I^2C mode fully implements all master and slave functions (including general call support) and provides interrupts on Start and Stop bits in hardware to determine a free bus (multi-master function). The MSSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer:

- Serial clock (SCL) RC3/SCK/SCL
- Serial data (SDA) RC4/SDI/SDA

The user must configure these pins as inputs or outputs through the TRISC<4:3> bits.

FIGURE 17-7: MSSP BLOCK DIAGRAM (I²C™ MODE)



17.4.1 REGISTERS

The MSSP module has six registers for $\mathsf{I}^2\mathsf{C}$ operation. These are:

- MSSP Control Register 1 (SSPCON1)
- MSSP Control Register 2 (SSPCON2)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer Register (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible
- MSSP Address Register (SSPADD)

SSPCON1, SSPCON2 and SSPSTAT are the control and status registers in I^2C mode operation. The SSPCON1 and SSPCON2 registers are readable and writable. The lower 6 bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write.

SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

SSPADD register holds the slave device address when the MSSP is configured in I^2C Slave mode. When the MSSP is configured in Master mode, the lower seven bits of SSPADD act as the Baud Rate Generator reload value.

In receive operations, SSPSR and SSPBUF together create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not doublebuffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

REGISTER 17-3: SSPSTAT: MSSP STATUS REGISTER (I²C[™] MODE)

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0			
SMP	CKE	D/A	P ⁽¹⁾	S ⁽¹⁾	R/W ^(2,3)	UA	BF			
bit 7		•					bit (
Legend:	abla bit		L:1	_ mimme	waantad hit waa					
R = Reada		W = Writable bit		U = Unimplemented bit, read as '0' '0' = Bit is cleared x = Bit is unkno			0.11/2			
-n = Value	alPOR	'1' = Bit is se	l		eareu	x = Bit is unkn	OWI			
bit 7	SMP: Slew	Rate Control bit								
		In Master or Slave mode:								
		 1 = Slew rate control disabled for Standard Speed mode (100 kHz and 1 MHz) 0 = Slew rate control enabled for High-Speed mode (400 kHz) 								
bit 6	CKE: SMBL	us Select bit	-							
		In Master or Slave mode:								
		1 = Enable SMBus specific inputs 0 = Disable SMBus specific inputs								
bit 5	D/A: Data/Address bit									
	In Master mode: Reserved.									
	In Slave mo	In Slave mode:								
		s that the last by s that the last by								
bit 4	P: Stop bit ⁽¹⁾									
		 1 = Indicates that a Stop bit has been detected last 0 = Stop bit was not detected last 								
bit 3	S: Start bit ⁽¹⁾									
	 1 = Indicates that a Start bit has been detected last 0 = Start bit was not detected last 									
bit 2	\mathbf{R}/\mathbf{W} : Read/Write Information bit (I ² C mode only) ^(2,3)									
	In Slave mode:									
	1 = Read									
		0 = Write								
		<u>In Master mode:</u> 1 = Transmit is in progress								
		it is not in progre	ess							
bit 1	UA: Update Address bit (10-Bit Slave mode only)									
	 1 = Indicates that the user needs to update the address in the SSPADD register 0 = Address does not need to be updated 									
bit 0	BF: Buffer Full Status bit									
	In Receive mode:									
	1 = Receive complete, SSPBUF is full 0 = Receive is not complete, SSPBUF is empty									
	In Transmit mode:									
						, SSPBUF is full SSPBUF is empt	у			
Note 1:	This bit is cleared	d on Reset and	when SSPEN	l is cleared.						
2:	This bit holds the address match to				ess match. This	bit is only valid f	rom the			
-										

3: ORing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSP is in Idle mode.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
WCOL	SSPOV	SSPEN ⁽¹⁾	CKP	SSPM3 ⁽²⁾	SSPM2 ⁽²⁾	SSPM1 ⁽²⁾	SSPM0 ⁽²⁾	
bit 7		•					bit	
Legend:								
R = Readable	bit	W = Writable	oit	U = Unimpler	nented bit, read	l as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unk	nown	
bit 7	WCOL: Writ	e Collision Dete	ct bit					
	In Master Transmit mode:							
	1 = A write to the SSPBUF register was attempted while the I ² C conditions were not valid for							
	transmission to be started (must be cleared in software)							
	0 = No collision							
	In Slave Transmit mode: 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared i software)							
	0 = No collision							
	<u>In Receive n</u> This is a "do	<u>node (Master or</u> n't care" bit.	Slave modes	<u>s):</u>				
bit 6	SSPOV: Receive Overflow Indicator bit							
	<u>In Receive mode:</u> 1 = A byte is received while the SSPBUF register is still holding the previous byte (must be cleared software) 0 = No overflow							
	<u>In Transmit r</u>		ansmit mode) .				
bit 5	SSPEN: Master Synchronous Serial Port Enable bit ⁽¹⁾							
	1 = Enables	the serial port a serial port and	nd configures	s the SDA and		e serial port pin	IS	
bit 4	CKP: SCK F	Release Control	oit					
	<u>In Slave mode:</u> 1 = Release clock 0 = Holds clock low (clock stretch), used to ensure data setup time							
	<u>In Master me</u> Unused in th	ode:			·			
bit 3-0	SSPM3:SSF	M0: Master Syr	chronous Se	erial Port Mode	Select bits ⁽²⁾			
	$1110 = ^{2}C $ $1011 = ^{2}C $ $1000 = ^{2}C $ $0111 = ^{2}C $	Slave mode, 10- Slave mode, 7-b Firmware Contro Master mode, clo Slave mode, 10- Slave mode, 7-b	it address wi lled Master r ock = Fosc/(4 bit address	th Start and Sto node (slave Idle	p bit interrupts e)	enabled enabled		
				e properly confi				

REGISTER 17-4: SSPCON1: MSSP CONTROL REGISTER 1 (I²C[™] MODE)

- Note 1: When enabled, the SDA and SCL pins must be properly configured as input or output.
 - 2: Bit combinations not specifically listed here are either reserved or implemented in SPI mode only.

REGISTER 17-5: SSPCON2: MSSP CONTROL REGISTER 2 (I²C[™] MODE)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
GCEN	ACKSTAT	ACKDT ⁽¹⁾	ACKEN ⁽²⁾	RCEN ⁽²⁾	PEN ⁽²⁾	RSEN ⁽²⁾	SEN ⁽²⁾
bit 7 bit 0							

Legend:								
R = Readable bit W = Writable bit		W = Writable bit	U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set		'0' = Bit is cleared	x = Bit is unknown					
bit 7	GCEN:	General Call Enable bit (Slav	e mode only)					
		ble interrupt when a general o eral call address disabled	call address (0000h) is receiv	ed in the SSPSR				
bit 6	ACKSTAT: Acknowledge Status bit (Master Transmit mode only)							
 1 = Acknowledge was not received from slave 0 = Acknowledge was received from slave 								
bit 5	ACKDT: Acknowledge Data bit (Master Receive mode only) ⁽¹⁾							
		Acknowledge nowledge						
bit 4	ACKEN: Acknowledge Sequence Enable bit (Master Receive mode only) ⁽²⁾							
	clea	ared by hardware.	n SDA and SCL pins and tran	smit ACKDT data bit. Automaticall				
	0 = Ack	(2)						
bit 3	RCEN: Receive Enable bit (Master mode only) ⁽²⁾							
	0 = Rec	bles Receive mode for I ² C eive Idle						
bit 2	PEN: St	op Condition Enable bit (Mas	ter mode only) ⁽²⁾					
		ate Stop condition on SDA an condition Idle	d SCL pins. Automatically cle	ared by hardware.				
bit 1	RSEN:	Repeated Start Condition Ena	able bit (Master mode only ⁽²⁾					
		ate Repeated Start condition beated Start condition Idle	on SDA and SCL pins. Auton	natically cleared by hardware.				
bit 0	SEN: Start Condition Enable/Stretch Enable bit ⁽²⁾							
			d SCL pins. Automatically cle	eared by hardware.				
			oth slave transmit and slave re	eceive (stretch enabled)				
Note 1: 2:				equence at the end of a receive. e Idle mode, these bits may not be				

2: For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I²C module is not in the Idle mode, these bits may not be set (no spooling) and the SSPBUF may not be written (or writes to the SSPBUF are disabled).

17.4.2 OPERATION

The MSSP module functions are enabled by setting MSSP Enable bit, SSPEN (SSPCON<5>).

The SSPCON1 register allows control of the I^2C operation. Four mode selection bits (SSPCON<3:0>) allow one of the following I^2C modes to be selected:

- I²C Master mode, clock = (Fosc/4) x (SSPADD + 1)
- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address) with Start and Stop bit interrupts enabled
- I²C Slave mode (10-bit address) with Start and Stop bit interrupts enabled
- I²C Firmware Controlled Master mode, slave is Idle

Selection of any I²C mode with the SSPEN bit set, forces the SCL and SDA pins to be open-drain, provided these pins are programmed to inputs by setting the appropriate TRISC bits. To ensure proper operation of the module, pull-up resistors must be provided externally to the SCL and SDA pins.

17.4.3 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The MSSP module will override the input state with the output data when required (slave-transmitter).

The I²C Slave mode hardware will always generate an interrupt on an address match. Through the mode select bits, the user can also choose to interrupt on Start and Stop bits

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (\overline{ACK}) pulse and load the SSPBUF register with the received value currently in the SSPSR register.

Any combination of the following conditions will cause the MSSP module not to give this ACK pulse:

- The Buffer Full bit, BF (SSPSTAT<0>), was set before the transfer was received.
- The overflow bit, SSPOV (SSPCON<6>), was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. The BF bit is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the I^2C specification, as well as the requirement of the MSSP module, are shown in timing parameter 100 and parameter 101.

17.4.3.1 Addressing

Once the MSSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the 8-bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- 1. The SSPSR register value is loaded into the SSPBUF register.
- 2. The Buffer Full bit, BF, is set.
- 3. An ACK pulse is generated.
- 4. MSSP Interrupt Flag bit, SSPIF (PIR1<3>), is set (interrupt is generated, if enabled) on the falling edge of the ninth SCL pulse.

In 10-Bit Address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/W (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '11110 A9 A8 0', where 'A9' and 'A8' are the two MSbs of the address. The sequence of events for 10-bit address is as follows, with steps 7 through 9 for the slave-transmitter:

- 1. Receive first (high) byte of address (bits SSPIF, BF and UA (SSPSTAT<1>) are set).
- 2. Update the SSPADD register with second (low) byte of address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.
- 4. Receive second (low) byte of address (bits SSPIF, BF and UA are set).
- 5. Update the SSPADD register with the first (high) byte of address. If match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.

17.4.3.2 Reception

When the R/W bit of the address byte is clear and an address match occurs, the R/W bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register and the SDA line is held low (ACK).

When the address byte overflow condition exists, then the no Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set, or bit SSPOV (SSPCON1<6>) is set.

An MSSP interrupt is generated for each data transfer byte. Flag bit, SSPIF (PIR1<3>), must be cleared in software. The SSPSTAT register is used to determine the status of the byte.

If SEN is enabled (SSPCON2<0> = 1), RC3/SCK/SCL will be held low (clock stretch) following each data transfer. The clock must be released by setting bit CKP (SSPCON<4>). See **Section 17.4.4** "**Clock Stretching**" for more detail.


17.4.3.3 Transmission


When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit and pin RC3/SCK/SCL is held low regardless of SEN (see Section 17.4.4 "Clock Stretching" for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data. The transmit data must be loaded into the SSPBUF register which also loads the SSPSR register. Then pin RC3/ SCK/SCL should be enabled by setting bit, CKP (SSPCON1<4>). The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 17-9).


The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line is high (not ACK), then the data transfer is complete. In this case, when the ACK is latched by the slave, the slave logic is reset (resets SSPSTAT register) and the slave monitors for another occurrence of the Start bit. If the SDA line was low (ACK), the next transmit data must be loaded into the SSPBUF register. Again, pin RC3/SCK/SCL must be enabled by setting bit CKP.

An MSSP interrupt is generated for each data transfer byte. The SSPIF bit must be cleared in software and the SSPSTAT register is used to determine the status of the byte. The SSPIF bit is set on the falling edge of the ninth clock pulse.










0

PIC18F2682/2685/4682/4685



© 2009 Microchip Technology Inc.

DS39761C-page 207

17.4.4 CLOCK STRETCHING

Both 7 and 10-Bit Slave modes implement automatic clock stretching during a transmit sequence.

The SEN bit (SSPCON2<0>) allows clock stretching to be enabled during receives. Setting SEN will cause the SCL pin to be held low at the end of each data receive sequence.

17.4.4.1 Clock Stretching for 7-Bit Slave Receive Mode (SEN = 1)

In 7-Bit Slave Receive mode, <u>on the falling edge of the</u> ninth clock at the end of the ACK sequence if the BF bit is set, the CKP bit in the SSPCON1 register is automatically cleared, forcing the SCL output to be held low. The CKP being cleared to '0' will assert the SCL line low. The CKP bit must be set in the user's ISR before reception is allowed to continue. By holding the SCL line low, the user has time to service the ISR and read the contents of the SSPBUF before the master device can initiate another receive sequence. This will prevent buffer overruns from occurring (see Figure 17-13).

- Note 1: If the user reads the contents of the SSPBUF before the falling edge of the ninth clock, thus clearing the BF bit, the CKP bit will not be cleared and clock stretching will not occur.
 - 2: The CKP bit can be set in software regardless of the state of the BF bit. The user should be careful to clear the BF bit in the ISR before the next receive sequence in order to prevent an overflow condition.

17.4.4.2 Clock Stretching for 10-Bit Slave Receive Mode (SEN = 1)

In 10-Bit Slave Receive mode during the address sequence, clock stretching automatically takes place but CKP is not cleared. During this time, if the UA bit is set after the ninth clock, clock stretching is initiated. The UA bit is set after receiving the upper byte of the 10-bit address and following the receive of the second byte of the 10-bit address with the R/W bit cleared to '0'. The release of the clock line occurs upon updating SSPADD. Clock stretching will occur on each data receive sequence as described in 7-bit mode.

Note: If the user polls the UA bit and clears it by updating the SSPADD register before the falling edge of the ninth clock occurs and if the user hasn't cleared the BF bit by reading the SSPBUF register before that time, then the CKP bit will still NOT be asserted low. Clock stretching on the basis of the state of the BF bit only occurs during a data sequence, not an address sequence.

17.4.4.3 Clock Stretching for 7-Bit Slave Transmit Mode

7-Bit Slave Transmit mode implements clock stretching by clearing the CKP bit after the falling edge of the ninth clock if the BF bit is clear. This occurs regardless of the state of the SEN bit.

The user's ISR must set the CKP bit before transmission is allowed to continue. By holding the SCL line low, the user has time to service the ISR and load the contents of the SSPBUF before the master device can initiate another transmit sequence (see Figure 17-9).

Note 1:	If the user loads the contents of SSPBUF, setting the BF bit before the falling edge of the ninth clock, the CKP bit will not be cleared and clock stretching will not occur.
2:	The CKP bit can be set in software regardless of the state of the BF bit.


17.4.4.4 Clock Stretching for 10-Bit Slave Transmit Mode


In 10-Bit Slave Transmit mode, clock stretching is controlled during the first two address sequences by the state of the UA bit, just as it is in 10-Bit Slave Receive mode. The first two addresses are followed by a third address sequence which contains the highorder bits of the 10-bit address and the R/W bit set to '1'. After the third address sequence is performed, the UA bit is not set, the module is now configured in Transmit mode and clock stretching is controlled by the BF flag as in 7-Bit Slave Transmit mode (see Figure 17-11).

17.4.4.5 Clock Synchronization and the CKP bit


When the CKP bit is cleared, the SCL output is forced to '0'. However, setting the CKP bit will not assert the SCL output low until the SCL output is already sampled low. Therefore, the CKP bit will not assert the SCL line until an external I^2C master device has

already asserted the SCL line. The SCL output will remain low until the CKP bit is set and all other devices on the I^2 C bus have deasserted SCL. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCL (see Figure 17-12).










DS39761C-page 210





© 2009 Microchip Technology Inc

DS39761C-page 211

17.4.5 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I²C bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the I^2C protocol. It consists of all '0's with R/W = 0.


The general call address is recognized when the General Call Enable bit, GCEN, is enabled (SSPCON2<7> set). Following a Start bit detect, 8 bits are shifted into the SSPSR and the address is compared against the SSPADD. It is also compared to the general call address and fixed in hardware.

If the general call address matches, the SSPSR is transferred to the SSPBUF, the BF flag bit is set (eighth bit) and on the falling edge of the ninth bit (ACK bit), the SSPIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPBUF. The value can be used to determine if the address was device specific or a general call address.

In 10-Bit Address mode, the SSPADD is required to be updated for the second half of the address to match and the UA bit is set (SSPSTAT<1>). If the general call address is sampled when the GCEN bit is set, while the slave is configured in 10-Bit Address mode, then the second half of the address is not necessary, the UA bit will not be set and the slave will begin receiving data after the Acknowledge (Figure 17-15).





17.4.6 MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPM bits in SSPCON1 and by setting the SSPEN bit. In Master mode, the SCL and SDA lines are manipulated by the MSSP hardware.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I^2C bus may be taken when the P bit is set or the bus is Idle, with both the S and P bits clear.

In Firmware Controlled Master mode, user code conducts all I^2C bus operations based on Start and Stop bit conditions.


Once Master mode is enabled, the user has six options.

- 1. Assert a Start condition on SDA and SCL.
- 2. Assert a Repeated Start condition on SDA and SCL.
- 3. Write to the SSPBUF register initiating transmission of data/address.
- 4. Configure the I²C port to receive data.
- 5. Generate an Acknowledge condition at the end of a received byte of data.
- 6. Generate a Stop condition on SDA and SCL.

Note: The MSSP module, when configured in I²C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPBUF register to initiate transmission before the Start condition is complete. In this case, the SSPBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPBUF did not occur.

The following events will cause the MSSP Interrupt Flag bit, SSPIF, to be set (MSSP interrupt, if enabled):

- Start Condition
- Stop Condition
- Data Transfer Byte Transmitted/Received
- Acknowledge Transmit
- Repeated Start



17.4.6.1 I²C Master Mode Operation

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I²C bus will not be released.

In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/\overline{W} bit. In this case, the R/\overline{W} bit will be logic '1' Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate the receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

The Baud Rate Generator used for the SPI mode operation is used to set the SCL clock frequency for either 100 kHz, 400 kHz or 1 MHz I^2 C operation. See **Section 17.4.7 "Baud Rate"** for more detail.

A typical transmit sequence would go as follows:

- 1. The user generates a Start condition by setting the Start Enable bit, SEN (SSPCON2<0>).
- 2. SSPIF is set. The MSSP module will wait the required start time before any other operation takes place.
- 3. The user loads the SSPBUF with the slave address to transmit.
- 4. Address is shifted out on the SDA pin until all 8 bits are transmitted.
- 5. The MSSP Module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- 6. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 7. The user loads the SSPBUF with eight bits of data.
- 8. Data is shifted out on the SDA pin until all 8 bits are transmitted.
- The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- 10. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 11. The user generates a Stop condition by setting the Stop Enable bit, PEN (SSPCON2<2>).
- 12. Interrupt is generated once the Stop condition is complete.

17.4.7 BAUD RATE

In I²C Master mode, the Baud Rate Generator (BRG) reload value is placed in the lower 7 bits of the SSPADD register (Figure 17-17). When a write occurs to SSPBUF, the Baud Rate Generator will automatically begin counting. The BRG counts down to 0 and stops until another reload has taken place. The BRG count is decremented twice per instruction cycle (Tcr) on the Q2 and Q4 clocks. In I²C Master mode, the BRG is reloaded automatically.

Once the given operation is complete (i.e., transmission of the last data bit is followed by ACK), the internal clock will automatically stop counting and the SCL pin will remain in its last state.

Table 17-3 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPADD.

FIGURE 17-17: BAUD RATE GENERATOR BLOCK DIAGRAM




TABLE 17-3: I²C[™] CLOCK RATE w/BRG

Fcy	Fcy*2	BRG Value	FscL (2 Rollovers of BRG)
10 MHz	20 MHz	19h	400 kHz ⁽¹⁾
10 MHz	20 MHz	20h	312.5 kHz
10 MHz	20 MHz	64h	100 kHz
4 MHz	8 MHz	0Ah	400 kHz ⁽¹⁾
4 MHz	8 MHz	0Dh	308 kHz
4 MHz	8 MHz	28h	100 kHz
1 MHz	2 MHz	03h	333 kHz ⁽¹⁾
1 MHz	2 MHz	0Ah	100 kHz
1 MHz	2 MHz	00h	1 MHz ⁽¹⁾


Note 1: The I²C[™] interface does not conform to the 400 kHz I²C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.

17.4.7.1 Clock Arbitration

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, deasserts the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the

SCL pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 17-18).





17.4.8 I²C MASTER MODE START CONDITION TIMING

To initiate a Start condition, the user sets the Start Enable bit, SEN (SSPCON2<0>). If the SDA and SCL pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and starts its count. If SCL and SDA are both sampled high when the Baud Rate Generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low while SCL is high is the Start condition and causes the S bit (SSPSTAT<3>) to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit (SSPCON2<0>) will be automatically cleared by hardware, the Baud Rate Generator is suspended, leaving the SDA line held low and the Start condition is complete.

Note: If at the beginning of the Start condition, the SDA and SCL pins are already sampled low, or if during the Start condition, the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLIF, is set, the Start condition is aborted and the I²C module is reset into its Idle state.

17.4.8.1 WCOL Status Flag

If the user writes the SSPBUF when a Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPCON2 is disabled until the Start condition is complete.




FIGURE 17-19: FIRST START BIT TIMING

17.4.9 I²C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit (SSPCON2<1>) is programmed high and the I²C logic module is in the Idle state. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the Baud Rate Generator is loaded with the contents of SSPADD<5:0> and begins counting. The SDA pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDA is sampled high, the SCL pin will be deasserted (brought high). When SCL is sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<6:0> and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG while SCL is high. Following this, the RSEN bit (SSPCON2<1>) will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDA pin held low. As soon as a Start condition is detected on the SDA and SCL pins, the S bit (SSPSTAT<3>) will be set. The SSPIF bit will not be set until the Baud Rate Generator has timed out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
 - **2:** A bus collision during the Repeated Start condition occurs if:
 - SDA is sampled low when SCL goes from low-to-high.
 - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data '1'.


Immediately following the SSPIF bit getting set, the user may write the SSPBUF with the 7-bit address in 7-bit mode, or the default first address in 10-bit mode. After the first eight bits are transmitted and an \overline{ACK} is received, the user may then transmit an additional eight bits of address (10-bit mode) or eight bits of data (7-bit mode).

17.4.9.1 WCOL Status Flag

If the user writes the SSPBUF when a Repeated Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing of the lower 5 bits of SSPCON2 is disabled until the Repeated Start condition is complete.

FIGURE 17-20: REPEATED START CONDITION WAVEFORM



17.4.10 I²C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSPBUF register. This action will set the Buffer Full flag bit, BF and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted (see data hold time specification parameter 106). SCL is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCL is released high (see data setup time specification parameter 107). When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA. This allows the slave device being addressed to respond with an ACK bit during the ninth bit time if an address match occurred, or if data was received properly. The status of ACK is written into the ACKDT bit on the falling edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPBUF, leaving SCL low and SDA unchanged (Figure 17-21).

After the write to the SSPBUF, each bit of address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will deassert the SDA pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPIF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float.

17.4.10.1 BF Status Flag

In Transmit mode, the BF bit (SSPSTAT<0>) is set when the CPU writes to SSPBUF and is cleared when all 8 bits are shifted out.

17.4.10.2 WCOL Status Flag

If the user writes the SSPBUF when a transmit is already in progress (i.e., SSPSR is still shifting out a data byte), the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

WCOL must be cleared in software.

17.4.10.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit (SSPCON2<6>) is cleared when the slave has sent an Acknowledge $(\overline{ACK} = 0)$ and is set when the slave does not Acknowledge $(\overline{ACK} = 1)$. A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

17.4.11 I²C MASTER MODE RECEPTION

Master mode reception is enabled by programming the Receive Enable bit, RCEN (SSPCON2<3>).

Note: The MSSP module must be in an Idle state before the RCEN bit is set or the RCEN bit will be disregarded.

The Baud Rate Generator begins counting and on each rollover, the state of the SCL pin changes (high-to-low/ low-to-high) and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF flag bit is set, the SSPIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCL low. The MSSP is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge sequence enable bit, ACKEN (SSPCON2<4>).

17.4.11.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when the SSPBUF register is read.


17.4.11.2 SSPOV Status Flag

In receive operation, the SSPOV bit is set when 8 bits are received into the SSPSR and the BF flag bit is already set from a previous reception.


17.4.11.3 WCOL Status Flag

If the user writes the SSPBUF when a receive is already in progress (i.e., SSPSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).









17.4.12 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge sequence enable bit. ACKEN (SSPCON2<4>). When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit are presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCL pin is deasserted (pulled high). When the SCL pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into Idle mode (Figure 17-23).

17.4.12.1 WCOL Status Flag

If the user writes the SSPBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

17.4.13 STOP CONDITION TIMING

A Stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN (SSPCON2<2>). At the end of a receive/ transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the Baud Rate Generator is reloaded and counts down to 0. When the Baud Rate Generator times out, the SCL pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDA pin will be deasserted. When the SDA pin is sampled high while SCL is high, the P bit (SSPSTAT<4>) is set. A TBRG later, the PEN bit is cleared and the SSPIF bit is set (Figure 17-24).

17.4.13.1 WCOL Status Flag

If the user writes the SSPBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 17-23: ACKNOWLEDGE SEQUENCE WAVEFORM





FIGURE 17-24: STOP CONDITION RECEIVE OR TRANSMIT MODE



17.4.14 SLEEP OPERATION

While in Sleep mode, the I^2C module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled).

17.4.15 EFFECT OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

17.4.16 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I²C bus may be taken when the P bit (SSPSTAT<4>) is set, or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the MSSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDA line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed in hardware with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- · Address Transfer
- Data Transfer
- A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

17.4.17 MULTI-MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA, by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin = 0, then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLIF and reset the I^2C port to its Idle state (Figure 17-25).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are deasserted and the SSPBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the I^2C bus is free, the user can resume communication by asserting a Start condition.


If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are deasserted and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the I^2C bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDA and SCL pins. If a Stop condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first data bit regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the I²C bus can be taken when the P bit is set in the SSPSTAT register, or the bus is Idle and the S and P bits are cleared.

FIGURE 17-25: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



PIC18F2682/2685/4682/4685

17.4.17.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the Start condition (Figure 17-26).
- b) SCL is sampled low before SDA is asserted low (Figure 17-27).

During a Start condition, both the SDA and the SCL pins are monitored.

If the SDA pin is already low, or the SCL pin is already low, then all of the following occur:

- the Start condition is aborted,
- · the BCLIF flag is set; and
- the MSSP module is reset to its Idle state (Figure 17-26).

The Start condition begins with the SDA and SCL pins deasserted. When the SDA pin is sampled high, the Baud Rate Generator is loaded from SSPADD<6:0> and counts down to 0. If the SCL pin is sampled low while SDA is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.

If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 17-28). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to 0 and during this time, if the SCL pins are sampled as '0', a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.




FIGURE 17-26: BUS COLLISION DURING START CONDITION (SDA ONLY)





FIGURE 17-28: BRG RESET DUE TO SDA ARBITRATION DURING START CONDITION



17.4.17.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:

- a) A low level is sampled on SDA when SCL goes from low level to high level.
- b) SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user deasserts SDA and the pin is allowed to float high, the BRG is loaded with SSPADD<6:0> and counts down to 0. The SCL pin is then deasserted and when sampled high, the SDA pin is sampled.

If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 17-29). If SDA is sampled high, the BRG is reloaded and begins counting. If SDA goes from high to low before the BRG times out, no bus collision occurs because no two masters can assert SDA at exactly the same time.

If SCL goes from high to low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition, see Figure 17-30.

If, at the end of the BRG time-out, both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated Start condition is complete.

FIGURE 17-29: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)





FIGURE 17-30: BUS COLLISION DURING A REPEATED START CONDITION (CASE 2)



17.4.17.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:

- a) After the SDA pin has been deasserted and allowed to float high, SDA is sampled low after the BRG has timed out.
- b) After the SCL pin is deasserted, SCL is sampled low before SDA goes high.

The Stop condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPADD<6:0> and counts down to 0. After the BRG times out, SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 17-31). If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 17-32).

FIGURE 17-31: BUS COLLISION DURING A STOP CONDITION (CASE 1)





FIGURE 17-32: BUS COLLISION DURING A STOP CONDITION (CASE 2)



PIC18F2682/2685/4682/4685

NOTES:

18.0 ENHANCED UNIVERSAL SYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is one of the two serial I/O modules. (USART is also known as a Serial Communications Interface or SCI.) The EUSART can be configured as a full-duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers. It can also be configured as a half-duplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs and so on.

The EUSART module implements additional features, including Auto-Baud Rate Detection and calibration, automatic wake-up on Sync Break reception and 12-bit Break character transmit. These features make it ideally suited for use in Local Interconnect Network bus (LIN bus) systems.

The EUSART can be configured in the following modes:

- Asynchronous (full duplex) with:
 - Auto-Wake-up on Character Reception
 - Auto-Baud Calibration
 - 12-Bit Break Character Transmission
- Synchronous Master (half duplex) with Selectable Clock Polarity
- Synchronous Slave (half duplex) with Selectable Clock Polarity

The pins of the Enhanced USART are multiplexed with PORTC. In order to configure RC6/TX/CK and RC7/RX/DT as an EUSART:

- bit SPEN (RCSTA<7>) must be set (= 1)
- bit TRISC<7> must be set (= 1)
- bit TRISC<6> must be cleared (= 0) for Asynchronous and Synchronous Master modes, or set (= 1) for Synchronous Slave mode

Note:	The EUSART control will automatically
	reconfigure the pin from input to output as
	needed.

The operation of the Enhanced USART module is controlled through three registers:

- Transmit Status and Control (TXSTA)
- Receive Status and Control (RCSTA)
- Baud Rate Control (BAUDCON)

These are detailed on the following pages in Register 18-1, Register 18-2 and Register 18-3, respectively.

PIC18F2682/2685/4682/4685

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-1	R/W-0
CSRC	TX9	TXEN ⁽¹⁾	SYNC	SENDB	BRGH	TRMT	TX9D
bit 7		·					bit
Legend:							
R = Readabl		W = Writable		-	mented bit, read		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7		ck Source Select	hit				
	Asynchrono		. Dit				
	Don't care.	<u>do mode.</u>					
	<u>Synchronou</u>						
		mode (clock gen					
bit 6		ode (clock from ransmit Enable		ce)			
		9-bit transmissio					
		8-bit transmissio					
bit 5	TXEN: Tran	ismit Enable bit ⁽¹	1)				
	1 = Transm	it enabled					
	0 = Transm						
bit 4		SART Mode Sele	ect bit				
	1 = Synchro	onous mode ronous mode					
bit 3	-	end Break Chara	ctor hit				
	Asynchrono						
		ync Break on ne	xt transmissio	n (cleared by h	ardware upon	completion)	
	0 = Sync Br	eak transmission	n completed				
	<u>Synchronou</u> Don't care.	<u>is mode:</u>					
bit 2		h Baud Rate Sel	oct hit				
	Asynchrono						
	1 = High sp						
	0 = Low spe	eed					
	Synchronou						
L:1. A	Unused in t		on Otativa hit				
bit 1		ismit Shift Regist	er Status dit				
	1 = TSR en 0 = TSR ful						
bit 0		oit of Transmit Da	ata				
	Can be add	ress/data bit or a	a parity bit.				
Note 1: S	REN/CREN ov						

REGISTER 18-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
bit 7							bit
Legend:							
R = Readabl		W = Writable		-	emented bit, rea		
-n = Value at	POR	'1' = Bit is se	et	'0' = Bit is c	leared	x = Bit is unkr	IOWN
bit 7	SPEN: Ser	ial Port Enable	oit				
		oort enabled (co oort disabled (he		T and TX/CK	pins as serial po	ort pins)	
bit 6	RX9: 9-Bit	Receive Enable	bit				
		9-bit reception 8-bit reception					
bit 5	SREN: Sin	gle Receive Ena	able bit				
	Asynchrone Don't care.	ous mode:					
		us mode – Masi					
		es single receive					
		es single receive leared after rec		olete.			
		us mode – Slav	-				
	Don't care.						
bit 4	CREN: Cor	ntinuous Receiv	e Enable bit				
	Asynchron						
	1 = Enable 0 = Disable						
	Synchrono						
	1 = Enable			ble bit CREN	is cleared (CRE	N overrides SRE	EN)
bit 3	ADDEN: A	ddress Detect E	nable bit				
		ous mode 9-bit (
						e buffer when RS n be used as par	
	Asynchrone Don't care.	ous mode 9-bit	<u>RX9 = 0):</u>				
bit 2	FERR: Fra	ming Error bit					
	1 = Framin 0 = No fran		updated by re	ading RCREG	register and re	ceiving next valio	l byte)
bit 1	OERR: Ove	errun Error bit					
	1 = Overru 0 = No ove	n error (can be rrun error	cleared by cle	aring bit CREN	N)		
bit 0	RX9D: 9th	bit of Received	Data				
					t be calculated I		

REGISTER 18-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER

PIC18F2682/2685/4682/4685

R/W-0	R-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
ABDOVF	RCIDL	_	SCKP	BRG16		WUE	ABDEN
bit 7	1						bit
Legend:							
R = Readable		W = Writable		-	mented bit, rea		
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unk	nown
b :4 7		ute Devid Assu	iaitian Dallava	r Otatua hit			
bit 7		uto-Baud Acqu			n Dotoct modo	(must be cleared	d in coffword
		rollover has oc G rollover has o	•			(must be cleare	u in soltware
bit 6	RCIDL: Red	eive Operation	Idle Status bit				
		operation is Idl					
	0 = Receive	operation is ac	tive				
bit 5	Unimpleme	ented: Read as	'0'				
bit 4	SCKP: Syno	chronous Clock	Polarity Selec	t bit			
	Asynchrono						
	Unused in th						
	<u>Synchronou</u> 1 = Idle stat	e for clock (CK)	is a high leve	I			
		e for clock (CK)		•			
bit 3	BRG16: 16-	Bit Baud Rate	Register Enab	le bit			
		aud Rate Gene ud Rate Genera				BRGH value ign	ored
bit 2	Unimpleme	ented: Read as	'0'				
bit 1	WUE: Wake	e-up Enable bit					
	hardwa	us mode: RT will continue re on following not monitored c	rising edge		rupt generated	on falling edge	; bit cleared i
	<u>Synchronou</u>		i noing eage t				
	Unused in th						
bit 0	ABDEN: Au	to-Baud Detect	Enable bit				
		us mode: baud rate meas in hardware up			ter. Requires re	eception of a Sy	/nc field (55h
		ate measureme					
	Synchronou	is mode:					

REGISTER 18-3: BAUDCON: BAUD RATE CONTROL REGISTER

18.1 Baud Rate Generator (BRG)

The BRG is a dedicated 8-bit or 16-bit generator that supports both the Asynchronous and Synchronous modes of the EUSART. By default, the BRG operates in 8-bit mode; setting the BRG16 bit (BAUDCON<3>) selects 16-bit mode.

The SPBRGH:SPBRG register pair controls the period of a free-running timer. In Asynchronous mode, bits BRGH (TXSTA<2>) and BRG16 (BAUDCON<3>) also control the baud rate. In Synchronous mode, BRGH is ignored. Table 18-1 shows the formula for computation of the baud rate for different EUSART modes which only apply in Master mode (internally generated clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRGH:SPBRG registers can be calculated using the formulas in Table 18-1. From this, the error in baud rate can be determined. An example calculation is shown in Example 18-1. Typical baud rates and error values for the various Asynchronous modes are shown in Table 18-2. It may be advantageous to use the high baud rate (BRGH = 1) or the 16-bit BRG to reduce the baud rate error, or achieve a slow baud rate for a fast oscillator frequency.

Writing a new value to the SPBRGH:SPBRG registers causes the BRG timer to be reset (or cleared). This ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.

18.1.1 OPERATION IN POWER-MANAGED MODES

The device clock is used to generate the desired baud rate. When one of the power-managed modes is entered, the new clock source may be operating at a different frequency. This may require an adjustment to the value in the SPBRG register pair.

18.1.2 SAMPLING

The data on the RX pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin.

C	onfiguration B	lits		Baud Bata Farmula
SYNC	BRG16	BRGH	BRG/EUSART Mode	Baud Rate Formula
0	0	0	8-bit/Asynchronous	Fosc/[64 (n + 1)]
0	0	1	8-bit/Asynchronous	$\Gamma_{000}/[16(n+1)]$
0	1	0	16-bit/Asynchronous	Fosc/[16 (n + 1)]
0	1	1	16-bit/Asynchronous	
1	0	х	8-bit/Synchronous	Fosc/[4 (n + 1)]
1	1	Х	16-bit/Synchronous	

TABLE 18-1: BAUD RATE FORMULAS

Legend: x = Don't care, n = value of SPBRGH:SPBRG register pair

EXAMPLE 18-1: CALCULATING BAUD RATE ERROR

For a device with Fosc	of 16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG:
Desired Baud Rate	= Fosc/(64 ([SPBRGH:SPBRG] + 1)
Solving for SPBRGH:S	SPBRG:
Х	= $((Fosc/Desired Baud Rate)/64) - 1$
	= ((1600000/9600)/64) - 1
	= [25.042] = 25
Calculated Baud Rate	= 16000000/(64(25+1))
	= 9615
Error	= (Calculated Baud Rate – Desired Baud Rate)/Desired Baud Rate
	= (9615 - 9600)/9600 = 0.16%

TABLE 18-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	53
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	53
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	53
SPBRGH	EUSART B	aud Rate	Generator I	Register Hi	igh Byte				53
SPBRG	EUSART B	aud Rate	Generator I	Register Lo	ow Byte				53
SPBRG		aud Rate	Generator I	Register Lo	ow Byte	ed by the B	RG		

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the BRG.

					SYNC	= 0, BRGH	I = 0, BRO	G 16 = 0				
BAUD RATE	Fosc	= 40.000) MHz	Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz		
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	_						_		_	_		_
1.2	—	—	—	1.221	1.73	255	1.202	0.16	129	1.201	-0.16	103
2.4	2.441	1.73	255	2.404	0.16	129	2.404	0.16	64	2.403	-0.16	51
9.6	9.615	0.16	64	9.766	1.73	31	9.766	1.73	15	9.615	-0.16	12
19.2	19.531	1.73	31	19.531	1.73	15	19.531	1.73	7	_	_	_
57.6	56.818	-1.36	10	62.500	8.51	4	52.083	-9.58	2	—	_	_
115.2	125.000	8.51	4	104.167	-9.58	2	78.125	-32.18	1	_	—	—

TABLE 18-3: BAUD RATES FOR ASYNCHRONOUS MODES

		SYNC = 0, BRGH = 0, BRG16 = 0													
BAUD RATE	Fos	c = 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz								
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)						
0.3	0.300	0.16	207	0.300	-0.16	103	0.300	-0.16	51						
1.2	1.202	0.16	51	1.201	-0.16	25	1.201	-0.16	12						
2.4	2.404	0.16	25	2.403	-0.16	12	_	_	_						
9.6	8.929	-6.99	6	—	_	_	_	_	_						
19.2	20.833	8.51	2	_	_	_	_	_	_						
57.6	62.500	8.51	0	_	_	_	_	_	_						
115.2	62.500	-45.75	0	—	_	_	_	_	_						

					SYNC	= 0, BRGH	l = 1, BRG	1 6 = 0				
BAUD	Fosc	= 40.000) MHz	Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz		
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	—	_	_	—	_	_	_	_	_	_	_	_
1.2	—	—	_	—	—	—	—	—	—	—	—	—
2.4	—	_	_	—	_	_	2.441	1.73	255	2.403	-0.16	207
9.6	9.766	1.73	255	9.615	0.16	129	9.615	0.16	64	9.615	-0.16	51
19.2	19.231	0.16	129	19.231	0.16	64	19.531	1.73	31	19.230	-0.16	25
57.6	58.140	0.94	42	56.818	-1.36	21	56.818	-1.36	10	55.555	3.55	8
115.2	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4	_	—	—

	SYNC = 0, BRGH = 1, BRG16 = 0												
BAUD RATE	Foso	= 4.000	MHz	Fos	c = 2.000	MHz	Fos	Fosc = 1.000 MHz					
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)				
0.3	_		_		_	_	0.300	-0.16	207				
1.2	1.202	0.16	207	1.201	-0.16	103	1.201	-0.16	51				
2.4	2.404	0.16	103	2.403	-0.16	51	2.403	-0.16	25				
9.6	9.615	0.16	25	9.615	-0.16	12	—	_	—				
19.2	19.231	0.16	12	_	_	_	_	_	—				
57.6	62.500	8.51	3	—	_	—	—	_	—				
115.2	125.000	8.51	1	_		—	_		—				

					SYNC	= 0, BRGH	i = 0, BRG	i16 = 1				
BAUD	Fosc	= 40.000) MHz	Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz		
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	0.300	0.00	8332	0.300	0.02	4165	0.300	0.02	2082	0.300	-0.04	1665
1.2	1.200	0.02	2082	1.200	-0.03	1041	1.200	-0.03	520	1.201	-0.16	415
2.4	2.402	0.06	1040	2.399	-0.03	520	2.404	0.16	259	2.403	-0.16	207
9.6	9.615	0.16	259	9.615	0.16	129	9.615	0.16	64	9.615	-0.16	51
19.2	19.231	0.16	129	19.231	0.16	64	19.531	1.73	31	19.230	-0.16	25
57.6	58.140	0.94	42	56.818	-1.36	21	56.818	-1.36	10	55.555	3.55	8
115.2	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4	—	_	_

TABLE 18-3:	BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

		SYNC = 0, BRGH = 0, BRG16 = 1											
BAUD RATE	Foso	: = 4.000	MHz	Fos	c = 2.000	MHz	Fos	Fosc = 1.000 MHz					
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)				
0.3	0.300	0.04	832	0.300	-0.16	415	0.300	-0.16	207				
1.2	1.202	0.16	207	1.201	-0.16	103	1.201	-0.16	51				
2.4	2.404	0.16	103	2.403	-0.16	51	2.403	-0.16	25				
9.6	9.615	0.16	25	9.615	-0.16	12	—	_	_				
19.2	19.231	0.16	12	—	_	_	—	_	_				
57.6	62.500	8.51	3	—	_	_	—	_	_				
115.2	125.000	8.51	1	_	—	—	_		_				

				SYNC = 0	, BRGH =	= 1, BRG16	5 = 1 or SY	NC = 1,	BRG16 = 1				
BAUD RATE	Fosc	Fosc = 40.000 MHz			Fosc = 20.000 MHz			Fosc = 10.000 MHz			Fosc = 8.000 MHz		
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	0.300	0.00	33332	0.300	0.00	16665	0.300	0.00	8332	0.300	-0.01	6665	
1.2	1.200	0.00	8332	1.200	0.02	4165	1.200	0.02	2082	1.200	-0.04	1665	
2.4	2.400	0.02	4165	2.400	0.02	2082	2.402	0.06	1040	2.400	-0.04	832	
9.6	9.606	0.06	1040	9.596	-0.03	520	9.615	0.16	259	9.615	-0.16	207	
19.2	19.193	-0.03	520	19.231	0.16	259	19.231	0.16	129	19.230	-0.16	103	
57.6	57.803	0.35	172	57.471	-0.22	86	58.140	0.94	42	57.142	0.79	34	
115.2	114.943	-0.22	86	116.279	0.94	42	113.636	-1.36	21	117.647	-2.12	16	

		SYN	IC = 0, BR(= 1, BRG16 = 1							
BAUD	Foso	c = 4.000	MHz	Fos	c = 2.000	MHz	Fos	Fosc = 1.000 MHz			
(K)	Actual Rate (K)	ate Error value		Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)		
0.3	0.300	0.01	3332	0.300	-0.04	1665	0.300	-0.04	832		
1.2	1.200	0.04	832	1.201	-0.16	415	1.201	-0.16	207		
2.4	2.404	0.16	415	2.403	-0.16	207	2.403	-0.16	103		
9.6	9.615	0.16	103	9.615	-0.16	51	9.615	-0.16	25		
19.2	19.231	0.16	51	19.230	-0.16	25	19.230	-0.16	12		
57.6	58.824	2.12	16	55.555	3.55	8	—	_	_		
115.2	111.111	-3.55	8	—	_	—	—	_	—		

© 2009 Microchip Technology Inc.

18.1.3 AUTO-BAUD RATE DETECT

The Enhanced USART module supports the automatic detection and calibration of baud rate. This feature is active only in Asynchronous mode and while the WUE bit is clear.

The automatic baud rate measurement sequence (Figure 18-1) begins whenever a Start bit is received and the ABDEN bit is set. The calculation is self-averaging.

In the Auto-Baud Rate Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. In ABD mode, the internal Baud Rate Generator is used as a counter to time the bit period of the incoming serial byte stream.

Once the ABDEN bit is set, the state machine will clear the BRG and look for a Start bit. The Auto-Baud Rate Detection must receive a byte with the value 55h (ASCII "U", which is also the LIN bus Sync character) in order to calculate the proper bit rate. The measurement is taken over both a low and high bit time in order to minimize any effects caused by asymmetry of the incoming signal. After a Start bit, the SPBRG begins counting up, using the preselected clock source on the first rising edge of RX. After eight bits on the RX pin or the fifth rising edge, an accumulated value totalling the proper BRG period is left in the SPBRGH:SPBRG register pair. Once the 5th edge is seen (this should correspond to the Stop bit), the ABDEN bit is automatically cleared.

If a rollover of the BRG occurs (an overflow from FFFFh to 0000h), the event is trapped by the ABDOVF status bit (BAUDCON<7>). It is set in hardware by BRG rollovers and can be set or cleared by the user in software. ABD mode remains active after rollover events and the ABDEN bit remains set (Figure 18-2).

While calibrating the baud rate period, the BRG registers are clocked at 1/8th the preconfigured clock rate. Note that the BRG clock will be configured by the BRG16 and BRGH bits. Independent of the BRG16 bit setting, both the SPBRG and SPBRGH will be used as a 16-bit counter. This allows the user to verify that no carry occurred for 8-bit modes by checking for 00h in the SPBRGH register. Refer to Table 18-4 for counter clock rates to the BRG.

While the ABD sequence takes place, the EUSART state machine is held in Idle. The RCIF interrupt is set once the fifth rising edge on RX is detected. The value in the RCREG needs to be read to clear the RCIF interrupt. The contents of RCREG should be discarded.

Note 1:	If the WUE bit is set with the ABDEN bit,
	Auto-Baud Rate Detection will occur on
	the byte following the Break character.

2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible due to bit error rates. Overall system timing and communication baud rates must be taken into consideration when using the Auto-Baud Rate Detection feature.

TABLE 18-4:BRG COUNTERCLOCK RATES

BRG16	BRGH	BRG Counter Clock
0	0	Fosc/512
0	1	Fosc/128
1	0	Fosc/128
1	1	Fosc/32

Note: During the ABD sequence, SPBRG and SPBRGH are both used as a 16-bit counter, independent of the BRG16 setting.


18.1.3.1 ABD and EUSART Transmission

Since the BRG clock is reversed during ABD acquisition, the EUSART transmitter cannot be used during ABD. This means that whenever the ABDEN bit is set, TXREG cannot be written to. Users should also ensure that ABDEN does not become set during a transmit sequence. Failing to do this may result in unpredictable EUSART operation.

PIC18F2682/2685/4682/4685

BRG Value			
SKG value	XXXXh	<u> </u>	001Ch
RX pin		Edge #1 Edge #2 Edge #3 Edge #4 Start bit 0 bit 1 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7	- Edge #5 Stop bit
BRG Clock			เกมุกกกกกกกกกกกกกกกก
ABDEN bit	Set by User		Auto-Cleared
RCIF bit (Interrupt)			
Read RCREG			
			1
SPBRG		XXXXh	1Ch
SPBRGH		XXXXh	00h

FIGURE 18-2: BRG OVERFLOW SEQUENCE



18.2 EUSART Asynchronous Mode

The Asynchronous mode of operation is selected by clearing the SYNC bit (TXSTA<4>). In this mode, the EUSART uses standard Non-Return-to-Zero (NRZ) format (one Start bit, eight or nine data bits and one Stop bit). The most common data format is 8 bits. An on-chip, dedicated 8-bit/16-bit Baud Rate Generator can be used to derive standard baud rate frequencies from the oscillator.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent but use the same data format and baud rate. The Baud Rate Generator produces a clock, either x16 or x64 of the bit shift rate depending on the BRGH and BRG16 bits (TXSTA<2> and BAUDCON<3>). Parity is not supported by the hardware, but can be implemented in software and stored as the 9th data bit.

When operating in Asynchronous mode, the EUSART module consists of the following important elements:

- Baud Rate Generator
- · Sampling Circuit
- Asynchronous Transmitter
- · Asynchronous Receiver
- · Auto-Wake-up on Sync Break Character
- 12-Bit Break Character Transmit
- · Auto-Baud Rate Detection

18.2.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 18-3. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the Stop bit has been transmitted from the previous load. As soon as the Stop bit is transmitted, the TSR is loaded with new data from the TXREG register (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TcY), the TXREG register is empty and the TXIF flag bit (PIR1<4>) is set. This interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TXIE (PIE1<4>). TXIF will be set regardless of the state of TXIE; it cannot be cleared in software. TXIF is also not cleared immediately upon loading TXREG, but becomes valid in the second instruction cycle following the load instruction. Polling TXIF immediately following a load of TXREG will return invalid results.

While TXIF indicates the status of the TXREG register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty.

- Note 1: The TSR register is not mapped in data memory so it is not available to the user.
 - 2: Flag bit, TXIF, is set when enable bit, TXEN, is set.

To set up an Asynchronous Transmission:

- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set transmit bit TX9. Can be used as address/data bit.
- 5. Enable the transmission by setting bit TXEN which will also set bit TXIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Load data to the TXREG register (starts transmission).
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.




FIGURE 18-3: EUSART TRANSMIT BLOCK DIAGRAM




FIGURE 18-5: ASYNCHRONOUS TRANSMISSION (BACK-TO-BACK)




TABLE 18-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page		
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51		
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	54		
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	54		
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	54		
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	53		
TXREG	EUSART T	ransmit Reg	ister						53		
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	53		
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	53		
SPBRGH	EUSART B	USART Baud Rate Generator Register High Byte									
SPBRG	EUSART B	aud Rate G	enerator Re	gister Low	Byte				53		

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

18.2.2 EUSART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 18-6. The data is received on the RX pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc. This mode would typically be used in RS-232 systems.

To set up an Asynchronous Reception:

- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit, RCIE.
- 4. If 9-bit reception is desired, set bit RX9.
- 5. Enable the reception by setting bit CREN.
- Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- Read the RCSTA register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREG register.
- 9. If any error occurred, clear the error by clearing enable bit CREN.
- 10. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

18.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are required, set the RCEN bit and select the desired priority level with the RCIP bit.
- 4. Set the RX9 bit to enable 9-bit reception.
- 5. Set the ADDEN bit to enable address detect.
- 6. Enable reception by setting the CREN bit.
- 7. The RCIF bit will be set when reception is complete. The interrupt will be Acknowledged if the RCIE and GIE bits are set.
- 8. Read the RCSTA register to determine if any error occurred during reception, as well as read bit 9 of data (if applicable).
- 9. Read RCREG to determine if the device is being addressed.
- 10. If any error occurred, clear the CREN bit.
- 11. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU.




FIGURE 18-6: EUSART RECEIVE BLOCK DIAGRAM

FIGURE 18-7: ASYNCHRONOUS RECEPTION




TABLE 18-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page		
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51		
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	54		
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	54		
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	54		
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	53		
RCREG	EUSART F	Receive Regi	ster						53		
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	53		
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	53		
SPBRGH	EUSART E	USART Baud Rate Generator Register High Byte									
SPBRG	EUSART E	aud Rate G	enerator Re	gister Low	Byte				53		

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

18.2.4 AUTO-WAKE-UP ON SYNC BREAK CHARACTER

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper byte reception cannot be performed. The auto-wake-up feature allows the controller to wake-up due to activity on the RX/DT line while the EUSART is operating in Asynchronous mode.

The auto-wake-up feature is enabled by setting the WUE bit (BAUDCON<1>). Once set, the typical receive sequence on RX/DT is disabled and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a Wake-up Signal character for the LIN protocol.)

Following a wake-up event, the module generates an RCIF interrupt. The interrupt is generated synchronously to the Q clocks in normal operating modes (Figure 18-8) and asynchronously, if the device is in Sleep mode (Figure 18-9). The interrupt condition is cleared by reading the RCREG register.

The WUE bit is automatically cleared once a low-to-high transition is observed on the RX line following the wakeup event. At this point, the EUSART module is in Idle mode and returns to normal operation. This signals to the user that the Sync Break event is over.

18.2.4.1 Special Considerations Using Auto-Wake-up

Since auto-wake-up functions by sensing rising edge transitions on RX/DT, information with any state changes before the Stop bit may signal a false End-of-

Character and cause data or framing errors. To work properly, therefore, the initial character in the transmission must be all '0's. This can be 00h (8 bytes) for standard RS-232 devices or 000h (12 bits) for LIN bus.

Oscillator start-up time must also be considered, especially in applications using oscillators with longer start-up intervals (i.e., XT or HS mode). The Sync Break (or Wake-up Signal) character must be of sufficient length and be followed by a sufficient interval to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

18.2.4.2 Special Considerations Using the WUE Bit

The timing of WUE and RCIF events may cause some confusion when it comes to determining the validity of received data. As noted, setting the WUE bit places the EUSART in an Idle mode. The wake-up event causes a receive interrupt by setting the RCIF bit. The WUE bit is cleared after this when a rising edge is seen on RX/ DT. The interrupt condition is then cleared by reading the RCREG register. Ordinarily, the data in RCREG will be dummy data and should be discarded.

The fact that the WUE bit has been cleared (or is still set), and the RCIF flag is set, should not be used as an indicator of the integrity of the data in RCREG. Users should consider implementing a parallel method in firmware to verify received data integrity.

To assure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.

FIGURE 18-8: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING NORMAL OPERATION





FIGURE 18-9: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP



18.2.5 BREAK CHARACTER SEQUENCE

The Enhanced EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. The Break character transmit consists of a Start bit, followed by twelve '0' bits and a Stop bit. The frame Break character is sent whenever the SENDB and TXEN bits (TXSTA<3> and TXSTA<5>) are set while the Transmit Shift register is loaded with data. Note that the value of data written to TXREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

Note that the data value written to the TXREG for the Break character is ignored. The write simply serves the purpose of initiating the proper sequence.

The TRMT bit indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 18-10 for the timing of the Break character sequence.

18.2.5.1 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an Auto-Baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to set up the Break character.
- 3. Load the TXREG with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREG to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware. The Sync character now transmits in the preconfigured mode.

When the TXREG becomes empty, as indicated by the TXIF, the next data byte can be written to TXREG.

18.2.6 RECEIVING A BREAK CHARACTER


The Enhanced USART module can receive a Break character in two ways.

The first method forces configuration of the baud rate at a frequency of 9/13 the typical speed. This allows for the Stop bit transition to be at the correct sampling location (13 bits for Break versus Start bit and 8 data bits for typical data).

The second method uses the auto-wake-up feature described in **Section 18.2.4 "Auto-Wake-up on Sync Break Character"**. By enabling this feature, the EUSART will sample the next two transitions on RX/DT, cause an RCIF interrupt and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Rate Detect feature. For both methods, the user can set the ABD bit once the TXIF interrupt is observed.

FIGURE 18-10: SEND BREAK CHARACTER SEQUENCE



18.3 EUSART Synchronous Master Mode

The Synchronous Master mode is entered by setting the CSRC bit (TXSTA<7>). In this mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTA<4>). In addition, enable bit, SPEN (RCSTA<7>), is set in order to configure the TX and RX pins to CK (clock) and DT (data) lines, respectively.

The Master mode indicates that the processor transmits the master clock on the CK line. Clock polarity is selected with the SCKP bit (BAUDCON<4>); setting SCKP sets the Idle state on CK as high, while clearing the bit sets the Idle state as low. This option is provided to support Microwire devices with this module.

18.3.1 EUSART SYNCHRONOUS MASTER TRANSMISSION

The EUSART transmitter block diagram is shown in Figure 18-3. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available).

Once the TXREG register transfers the data to the TSR register (occurs in one TCYCLE), the TXREG is empty and the TXIF flag bit (PIR1<4>) is set. The interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TXIE (PIE1<4>). TXIF is set regardless of the state of enable bit TXIE; it cannot be cleared in software. It will reset only when new data is loaded into the TXREG register.

While flag bit TXIF indicates the status of the TXREG register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory so it is not available to the user.

To set up a Synchronous Master Transmission:

- 1. Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits SYNC SPEN and CSRC.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.




FIGURE 18-11: SYNCHRONOUS TRANSMISSION

PIC18F2682/2685/4682/4685




TABLE 18-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page			
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51			
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	54			
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	54			
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	54			
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	53			
TXREG	EUSART T	ransmit Reg	ister						53			
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	53			
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	53			
SPBRGH	EUSART E	EUSART Baud Rate Generator Register High Byte										
SPBRG	EUSART E	aud Rate G	enerator Re	gister Low	Byte				53			

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

18.3.2 EUSART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either the Single Receive Enable bit, SREN (RCSTA<5>), or the Continuous Receive Enable bit, CREN (RCSTA<4>). Data is sampled on the RX pin on the falling edge of the clock.

If enable bit SREN is set, only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence.

To set up a Synchronous Master Reception:

- Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.

- 3. Ensure bits CREN and SREN are clear.
- 4. If interrupts are desired, set enable bit RCIE.
- 5. If 9-bit reception is desired, set bit RX9.
- 6. If a single reception is required, set bit SREN. For continuous reception, set bit CREN.
- 7. Interrupt flag bit RCIF will be set when reception is complete and an interrupt will be generated if the enable bit RCIE was set.
- 8. Read the RCSTA register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREG register.
- 10. If any error occurred, clear the error by clearing bit CREN.
- 11. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.




TABLE 18-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page			
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51			
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	54			
PIE1	PSPIE ⁽¹⁾	PSPIE ⁽¹⁾ ADIE RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE										
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	54			
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	53			
RCREG	EUSART Re	ceive Registe	r						53			
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	53			
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	—	WUE	ABDEN	53			
SPBRGH	EUSART Baud Rate Generator Register High Byte											
SPBRG	EUSART Ba	ud Rate Gene	erator Registe	er Low Byte					53			
La sur sur du						-						

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master reception.

18.4 EUSART Synchronous Slave Mode

Synchronous Slave mode is entered by clearing bit, CSRC (TXSTA<7>). This mode differs from the Synchronous Master mode in that the shift clock is supplied externally at the CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in any low-power mode.

18.4.1 EUSART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes are identical, except in the case of the Sleep mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in the TXREG register.
- c) Flag bit TXIF will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will now be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Transmission:

- Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting enable bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREGx register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	54
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	54
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	54
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	53
TXREG	EUSART T	ransmit Regi	ster						53
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	53
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	53
SPBRGH	EUSART B	aud Rate Ge	enerator Reg	gister High I	Byte				53
SPBRG	EUSART E	aud Rate Ge	enerator Reg	gister Low E	Byte				53

TABLE 18-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

18.4.2 EUSART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of Sleep or any Idle mode, and bit SREN, which is a "don't care" in Slave mode.

If receive is enabled by setting the CREN bit prior to entering Sleep or any Idle mode, then a word may be received while in this low-power mode. Once the word is received, the RSR register will transfer the data to the RCREG register; if the RCIE enable bit is set, the interrupt generated will wake the chip from the low-power mode. If the global interrupt is enabled, the program will branch to the interrupt vector. To set up a Synchronous Slave Reception:

- Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. If interrupts are desired, set enable bit RCIE.
- 3. If 9-bit reception is desired, set bit RX9.
- 4. To enable reception, set enable bit CREN.
- Flag bit RCIF will be set when reception is complete. An interrupt will be generated if enable bit RCIE was set.
- Read the RCSTA register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG register.
- 8. If any error occurred, clear the error by clearing bit CREN.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51	
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	54	
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	54	
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	54	
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	53	
RCREG	EUSART Receive Register									
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	53	
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	—	WUE	ABDEN	53	
SPBRGH	EUSART Baud Rate Generator Register High Byte									
SPBRG	EUSART Baud Rate Generator Register Low Byte									

TABLE 18-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

19.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) converter module has 8 inputs for the PIC18F2682/2685 devices and 11 for the PIC18F4682/4685 devices. This module allows conversion of an analog input signal to a corresponding 10-bit digital number.

The module has five registers:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)
- A/D Control Register 2 (ADCON2)

The ADCON0 register, shown in Register 19-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 19-2, configures the functions of the port pins. The ADCON2 register, shown in Register 19-3, configures the A/D clock source, programmed acquisition time and justification.

REGISTER 19-1: ADCON0: A/D CONTROL REGISTER 0

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
—	—	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON					
oit 7							bit (
Legend: R = Readab	lo hit	W = Writable	hit	II – Unimploi	mented bit, rea	d as '0'						
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	0.000					
					aleu		OWIT					
bit 7-6	Unimplemen	ted: Read as '	0'									
bit 5-2	CHS3:CHS0: Analog Channel Select bits											
	0000 = Channel 0 (AN0)											
	0001 = Channel 1 (AN1)											
	0010 = Channel 2 (AN2)											
	0011 = Channel 3 (AN3)											
	0100 = Channel 4 (AN4)											
	0101 = Channel 5 (AN5) ^(1,2)											
	0110 = Channel 6 (AN6) $(1,2)$											
	$0111 = \text{Channel 7 (AN7)}^{(1,2)}$											
	1000 = Channel 8 (AN8)											
	1001 = Channel 9 (AN9) 1010 = Channel 10 (AN10)											
	1011 = Unused											
	1100 = Unused											
	1101 = Unused											
	1110 = Unused											
	1111 = Unused											
bit 1	GO/DONE: A/D Conversion Status bit											
	When ADON = 1:											
	1 = A/D conversion in progress											
	0 = A/D Idle											
bit 0	ADON: A/D C	Dn bit										
	1 = A/D converter module is enabled											
	0 = A/D converter module is disabled											

2: Performing a conversion on unimplemented channels will return full-scale measurements.

U-0	U-0		R/W-	-0	R/V	V-0	R/V	/-0 ⁽¹⁾	R	?/W-q(1)	R/W-	-q ⁽¹⁾	R/W-q ⁽¹⁾
_	—		VCFC	G1	VCF	G0	PC	FG3	F	PCFG2	2	PCF	G1	PCFG0
bit 7														bi
Legend:														
R = Readal	ole bit	V	/ = Wri	table t	oit		U = L	nimple	emente	ed bit,	read a	as '0'		
-n = Value a	at POR	'1	' = Bit	is set			'0' = E	Bit is cl	eared			x = Bit	is unkn	own
bit 7-6	Unimpler	nenteo	d: Rea	d as '0	,									
bit 5	VCFG1: \					ration	bit (VR	EF- SO	urce)					
	1 = VREF- 0 = AVSS	•												
bit 4	VCFG0: \	/oltage	Refer	ence (Configu	ration	bit (VR	EF+ SC	urce)					
	1 = VREF+ 0 = AVDD	- (AN3)		Ū		·							
bit 3-0	PCFG3:PCFG0: A/D Port Configuration Control bits:													
	PCFG3: PCFG0	AN10	AN9	AN8	AN7 ⁽²⁾	AN6 ⁽²⁾	AN5 ⁽²⁾	AN4	AN3	AN2	AN1	ANO		
	0000 (1)	A	Α	A	Α	A	A	A	A	A	A	Α		
	0001	А	Α	Α	А	Α	Α	Α	Α	Α	Α	Α		
	0010	А	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α		
	0011	А	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α		
	0100	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α		
	0101	D	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α		
	0110	D	D	Α	Α	Α	Α	Α	Α	Α	Α	Α		
	0111 (1)	D	D	D	А	А	Α	А	Α	Α	Α	Α		
	1000	D	D	D	D	Α	Α	Α	Α	Α	Α	Α		
	1001	D	D	D	D	D	Α	Α	Α	Α	Α	Α		
	1010	D	D	D	D	D	D	А	Α	Α	Α	А		
	1011	D	D	D	D	D	D	D	Α	Α	Α	А		
	1100	D	D	D	D	D	D	D	D	Α	Α	Α		
	1101	D	D	D	D	D	D	D	D	D	Α	А		
		D	D	D	D	D	D	D	D	D	D	Α		

REGISTER 19-2: ADCON1: A/D CONTROL REGISTER 1

Note 1: The POR value of the PCFG bits depends on the value of the PBADEN bit in Configuration Register 3H. When PBADEN = 1, PCFG<3:0> = 0000; when PBADEN = 0, PCFG<3:0> = 0111.

D

D

D

D

D

D

D

2: AN5 through AN7 are available only on PIC18F4682/4685 devices.

D

D

D = Digital I/O

1111

D

A = Analog input

D

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
ADFM		ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0					
bit 7							bit (
Legend:												
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown					
bit 7	ADFM: A/D F	Result Format S	Select bit									
	1 = Right just 0 = Left justifi											
bit 6	Unimplemen	ted: Read as '	0'									
bit 5-3	ACQT2:ACQT0: A/D Acquisition Time Select bits											
	111 = 20 T AD											
	110 = 16 TAD											
	101 = 12 TAD											
	100 = 8 TAD											
	011 = 6 TAD 010 = 4 TAD											
	001 = 2 TAD											
	000 = 0 TAD ⁽¹⁾											
bit 2-0	ADCS2:ADCS0: A/D Conversion Clock Select bits											
	111 = FRC (clock derived from A/D RC oscillator) ⁽¹⁾											
	110 = Fosc/64											
	101 = Fosc/16											
	100 = Fosc/4											
	•	ock derived fro	om A/D RC os	cillator)(")								
	010 = Fosc/3 001 = Fosc/8											
	001 = FOSC/8)										

REGISTER 19-3: ADCON2: A/D CONTROL REGISTER 2

Note 1: If the A/D FRC clock source is selected, a delay of one TcY (instruction cycle) is added before the A/D clock starts. This allows the SLEEP instruction to be executed before starting a conversion.

The analog reference voltage is software selectable to either the device's positive and negative supply voltage (AVDD and AVss), or the voltage level on the RA3/AN3/ VREF+ and RA2/AN2/VREF-/CVREF pins.


The A/D converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D converter's internal RC oscillator.

The output of the sample and hold is the input into the converter, which generates the result via successive approximation.



A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion in progress is aborted.

Each port pin associated with the A/D converter can be configured as an analog input, or as a digital I/O. The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH/ ADRESL registers, the GO/DONE bit (ADCON0 register) is cleared and A/D Interrupt Flag bit, ADIF, is set. The block diagram of the A/D module is shown in Figure 19-1.




The value in the ADRESH/ADRESL registers is not modified for a Power-on Reset. The ADRESH/ADRESL registers will contain unknown data after a Power-on Reset.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as inputs. To determine acquisition time, see **Section 19.1 "A/D Acquisition Requirements"**. After this acquisition time has elapsed, the A/D conversion can be started. An acquisition time can be programmed to occur between setting the GO/DONE bit and the actual start of the conversion. The following steps should be followed to perform an A/D conversion:

- 1. Configure the A/D module:
 - Configure analog pins, voltage reference and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D acquisition time (ADCON2)
 - Select A/D conversion clock (ADCON2)
 - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
 - · Clear ADIF bit
 - Set ADIE bit
 - Set GIE bit
- 3. Wait the required acquisition time (if required).
- 4. Start conversion:
 - Set GO/DONE bit (ADCON0 register)
- 5. Wait for A/D conversion to complete, by either:
 Polling for the GO/DONE bit to be cleared

OR

- Waiting for the A/D interrupt
- 6. Read A/D Result registers (ADRESH:ADRESL); clear bit, ADIF, if required.
- 7. For next conversion, go to step 1 or step 2, as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before next acquisition starts.



19.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 19-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 k Ω . After the analog input channel is selected (changed), the channel must be sampled for at least the minimum acquisition time before starting a conversion.

Note: When the conversion is started, the holding capacitor is disconnected from the input pin.

To calculate the minimum acquisition time, Equation 19-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

Example 19-3 shows the calculation of the minimum required acquisition time TACQ. This calculation is based on the following application system assumptions:

CHOLD	=	120 pF
Rs	=	2.5 kΩ
Conversion Error	\leq	1/2 LSb
Vdd	=	$5V \rightarrow Rss = 7 \ k\Omega$
Temperature	=	50°C (system max.)
VHOLD	=	0V @ time = 0

EQUATION 19-1: A/D ACQUISITION TIME

TACQ	=	Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient
	=	TAMP + TC + TCOFF

EQUATION 19-2: A/D MINIMUM CHARGING TIME

VHOLD	=	$(\text{VREF} - (\text{VREF}/2048)) \bullet (1 - e^{(-\text{Tc/CHOLD}(\text{Ric} + \text{Rss} + \text{Rs}))})$
or		
TC	=	-(CHOLD)(RIC + RSS + RS) $\ln(1/2048)$

EQUATION 19-3: CALCULATING THE MINIMUM REQUIRED A/D ACQUISITION TIME

TACQ	=	TAMP + TC + TCOFF
TAMP	=	5 μs
TCOFF	=	(Temp – 25°C)(0.05 μs/°C) (50°C – 25°C)(0.05 μs/°C) 1.25 μs
Temper	ature	coefficient is only required for temperatures $> 25^{\circ}$ C. Below 25°C, TCOFF = 0 ms.
ТС	=	-(CHOLD)(RIC + RSS + RS) ln(1/2047) μ s -(120 pF) (1 k Ω + 7 k Ω + 2.5 k Ω) ln(0.0004883) μ s 9.61 μ s
TACQ	=	5 μs + 1.25 μs + 9.61 μs 12.86 μs

19.2 Selecting and Configuring Automatic Acquisition Time

The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/DONE bit is set.

When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit. This occurs when the ACQT2:ACQT0 bits (ADCON2<5:3>) remain in their Reset state ('000') and is compatible with devices that do not offer programmable acquisition times.

If desired, the ACQT bits can be set to select a programmable acquisition time for the A/D module. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there may be no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. If an acquisition time is programmed, there is nothing to indicate if the acquisition time has ended or if the conversion has begun.

19.3 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 11 TAD per 10-bit conversion. The source of the A/D conversion clock is software selectable. There are seven possible options for TAD:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- · Internal RC Oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be as short as possible, but greater than the minimum TAD (approximately 2 μ s, see parameter 130 for more information).

Table 19-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

AD Clock	Source (TAD)	Maximum Device Frequency		
Operation ADCS2:ADCS0		PIC18F2682/2685/4682/4685	PIC18LF2682/2685/4682/4685 ⁽⁴⁾	
2 Tosc	000	2.86 MHz	1.43 kHz	
4 Tosc	100	5.71 MHz	2.86 MHz	
8 Tosc	001	11.43 MHz	5.72 MHz	
16 Tosc	101	22.86 MHz	11.43 MHz	
32 Tosc	010	40.0 MHz	22.86 MHz	
64 Tosc	110	40.0 MHz	22.86 MHz	
RC ⁽³⁾	x11	1.00 MHz ⁽¹⁾	1.00 MHz ⁽²⁾	

TABLE 19-1: TAD VS. DEVICE OPERATING FREQUENCIES

Note 1: The RC source has a typical TAD time of $1.2 \ \mu s$.

2: The RC source has a typical TAD time of $2.5 \,\mu$ s.

- **3:** For device frequencies above 1 MHz, the device must be in Sleep for the entire conversion or the A/D accuracy may be out of specification.
- 4: Low-power (PIC18LFXXXX) devices only.

19.4 Operation in Power-Managed Modes

The selection of the automatic acquisition time and A/D conversion clock is determined in part, by the clock source and frequency while in a power-managed mode.

If the A/D is expected to operate while the device is in a power-managed mode, the ACQT2:ACQT0 and ADCS2:ADCS0 bits in ADCON2 should be updated in accordance with the clock source to be used in that mode. After entering the mode, an A/D acquisition or conversion may be started. Once started, the device should continue to be clocked by the same clock source until the conversion has been completed.

If desired, the device may be placed into the corresponding Idle mode during the conversion. If the device clock frequency is less than 1 MHz, the A/D RC clock source should be selected.

Operation in the Sleep mode requires the A/D FRC clock to be selected. If the ACQT2:ACQT0 bits are set to '000' and a conversion is started, the conversion will be delayed one instruction cycle to allow execution of the SLEEP instruction and entry to Sleep mode. The IDLEN bit (OSCCON<7>) must have already been cleared prior to starting the conversion.

19.5 Configuring Analog Port Pins

The ADCON1, TRISA, TRISB and TRISE registers all configure the A/D port pins. The port pins needed as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS3:CHS0 bits and the TRIS bits.

- Note 1: When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will be accurately converted.
 - 2: Analog levels on any pin defined as a digital input may cause the digital input buffer to consume current out of the device's specification limits.
 - 3: The PBADEN bit in Configuration Register 3H configures PORTB pins to reset as analog or digital pins by controlling how the PCFG0 bits in ADCON1 are reset.

19.6 A/D Conversions

Figure 19-3 shows the operation of the A/D converter after the GO/DONE bit has been set and the ACQT2:ACQT0 bits are cleared. A conversion is started after the following instruction to allow entry into Sleep mode before the conversion begins.

Figure 19-4 shows the operation of the A/D converter after the GO/DONE bit has been set, the ACQT2:ACQT0 bits are set to '010' and a 4 TAD acquisition time is selected before the conversion starts. Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated with the partially completed A/D conversion sample. This means the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers).

After the A/D conversion is completed or aborted, a 2 TAD wait is required before the next acquisition can be started. After this wait, acquisition on the selected channel is automatically started.

Note: The GO/DONE bit should **NOT** be set in the same instruction that turns on the A/D.

FIGURE 19-3: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 000, TACQ = 0)





FIGURE 19-4: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 010, TACQ = 4 TAD)



19.7 Use of the ECCP1 Trigger

An A/D conversion can be started by the "Special Event Trigger" of the ECCP1 module. This requires that the ECCP1M3:ECCP1M0 bits (ECCP1CON<3:0>) be programmed as '1011' and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D acquisition and conversion and the Timer1 (or Timer3) counter will be reset to zero. Timer1 (or Timer3) is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving ADRESH/ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition period is either timed by the user, or an appropriate TACQ time selected before the "Special Event Trigger" sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), the "Special Event Trigger" will be ignored by the A/D module, but will still reset the Timer1 (or Timer3) counter.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	51
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	54
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	54
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	54
IPR2	OSCFIP	CMIP ⁽¹⁾	_	EEIP	BCLIP	HLVDIP	TMR3IP	ECCP1IP ⁽¹⁾	53
PIR2	OSCFIF	CMIF ⁽¹⁾	_	EEIF	BCLIF	HLVDIF	TMR3IF	ECCP1IF ⁽¹⁾	54
PIE2	OSCFIE	CMIE ⁽¹⁾	_	EEIE	BCLIE	HLVDIE	TMR3IE	ECCP1IE ⁽¹⁾	54
ADRESH	A/D Result Register High Byte							52	
ADRESL	A/D Result	Register Lo	w Byte						52
ADCON0	_	—	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	52
ADCON1			VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	52
ADCON2	ADFM	_	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	53
PORTA	RA7 ⁽²⁾	RA6 ⁽²⁾	RA5	RA4	RA3	RA2	RA1	RA0	54
TRISA	TRISA7 ⁽²⁾	TRISA6 ⁽²⁾	PORTA Da	ta Direction F	Register				54
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	54
TRISB	PORTB Data Direction Register							54	
LATB	LATB Data Output Register						54		
PORTE ⁽⁴⁾	—	_		_	RE3 ⁽³⁾	RE2 ⁽¹⁾	RE1 ⁽¹⁾	RE0 ⁽¹⁾	54
TRISE ⁽⁴⁾	IBF	OBF	IBOV	PSPMODE		TRISE2	TRISE1	TRISE0	54
LATE ⁽⁴⁾	_	—		—		LATE Data	Output Reg	jister	54

 TABLE 19-2:
 REGISTERS ASSOCIATED WITH A/D OPERATION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

Note 1: These bits are unimplemented on PIC18F2682/2685 devices; always maintain these bits clear.

2: These pins may be configured as port pins depending on the oscillator mode selected.

3: RE3 port bit is available only as an input pin when the MCLRE Configuration bit is '0'.

4: These registers are not implemented on PIC18F2682/2685 devices.

20.0 COMPARATOR MODULE

Note: Comparators are only available in 40/44-pin devices (PIC18F4682/4685).

The analog comparator module contains two comparators that can be configured in a variety of ways. The inputs can be selected from the analog inputs multiplexed with pins RA0 through RA5, as well as the on-chip voltage reference (see **Section 21.0 "Comparator Voltage Reference Module"**). The digital outputs (normal or inverted) are available at the pin level and can also be read through the control register. The CMCON register (Register 20-1) selects the comparator input and output configuration. Block diagrams of the various comparator configurations are shown in Figure 20-1.


REGISTER 20-1: CMCON: COMPARATOR CONTROL REGISTER

R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0			
bit 7							bit 0			
<u> </u>										
Legend:										
R = Readal		W = Writable		-	mented bit, re					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 7	C2OUT: Com	parator 2 Outp	ut bit							
	When C2INV									
	1 = C2 VIN + 3									
	$0 = C2 VIN + \frac{1}{2}$									
	<u>When C2INV</u> 1 = C2 VIN+									
	0 = C2 VIN+3									
bit 6	C1OUT: Com	C1OUT: Comparator 1 Output bit								
	When C1INV	When C1INV = 0:								
		1 = C1 VIN+ > C1 VIN-								
		0 = C1 VIN+ < C1 VIN-								
		<u>When C1INV = 1:</u> 1 = C1 VIN+ < C1 VIN-								
	0 = C1 VIN+3									
bit 5	C2INV: Com	parator 2 Outpu	t Inversion bi	it						
	1 = C2 outpu	1 = C2 output inverted								
	0 = C2 outpu	it not inverted								
bit 4		parator 1 Outpu	t Inversion bi	it						
	1 = C1 output inverted									
		it not inverted								
bit 3	•	CIS: Comparator Input Switch bit								
		<u>When CM2:CM0 = 110:</u> 1 = C1 VIN- connects to RD0/PSP0/C1IN+								
		$\Gamma = CTVIN- connects to RD0/PSP0/CTIN+C2 VIN- connects to RD2/PSP2/C2IN+$								
	0 = C1 VIN-	connects to RD	1/PSP1/C1IN	1-						
		connects to RD		1-						
bit 2-0		comparator Mod								
	Figure 20-1 s	shows the Com	parator mode	s and the CM2	CM0 bit settir	igs.				

20.1 Comparator Configuration

There are eight modes of operation for the comparators, shown in Figure 20-1. Bits CM2:CM0 of the CMCON register are used to select these modes. The TRISA register controls the data direction of the comparator pins for each mode. If the Comparator mode is changed, the comparator output level may not be valid for the specified mode change delay shown in **Section 27.0 "Electrical Characteristics"**.

Note: Comparator interrupts should be disabled during a Comparator mode change; otherwise, a false interrupt may occur.



20.2 Comparator Operation

A single comparator is shown in Figure 20-2, along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 20-2 represent the uncertainty, due to input offsets and response time.

20.3 Comparator Reference

Depending on the comparator operating mode, either an external or internal voltage reference may be used. The analog signal present at VIN- is compared to the signal at VIN+ and the digital output of the comparator is adjusted accordingly (Figure 20-2).




FIGURE 20-2: SINGLE COMPARATOR

20.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the comparator module can be configured to have the comparators operate from the same or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between Vss and VDD and can be applied to either pin of the comparator(s).

20.3.2 INTERNAL REFERENCE SIGNAL

The comparator module also allows the selection of an internally generated voltage reference from the comparator voltage reference module. This module is described in more detail in **Section 21.0 "Comparator Voltage Reference Module"**.

The internal reference is only available in the mode where four inputs are multiplexed to two comparators (CM2:CM0 = 110). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.

20.4 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output has a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise, the maximum delay of the comparators should be used (see Section 27.0 "Electrical Characteristics").

20.5 Comparator Outputs


The comparator outputs are read through the CMCON register. These bits are read-only. The comparator outputs may also be directly output to the RE1 and RE2 I/O pins. When enabled, multiplexors in the output path of the RE1 and RE2 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 20-3 shows the comparator output block diagram.

The TRISE bits will still function as an output enable/ disable for the RE1 and RE2 pins while in this mode.

The polarity of the comparator outputs can be changed using the C2INV and C1INV bits (CMCON<5:4>).

- Note 1: When reading the PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert an analog input according to the Schmitt Trigger input specification.
 - 2: Analog levels on any pin defined as a digital input may cause the input buffer to consume more current than is specified.






20.6 Comparator Interrupts

The comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that occurred. The CMIF bit (PIR2<6>) is the Comparator Interrupt Flag. The CMIF bit must be reset by clearing it. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

Both the CMIE bit (PIE2<6>) and the PEIE bit (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit (INTCON<7>) must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.



The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON will end the mismatch condition.
- b) Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition and allow flag bit CMIF to be cleared.

20.7 Comparator Operation During Sleep

When a comparator is active and the device is placed in Sleep mode, the comparator remains active and the interrupt is functional if enabled. This interrupt will wake-up the device from Sleep mode, when enabled. While the comparator is powered up, higher Sleep currents than shown in the power-down current specification will occur. Each operational comparator will consume additional current, as shown in the comparator specifications. To minimize power consumption while in Sleep mode, turn off the comparators (CM2:CM0 = 111) before entering Sleep. If the device wakes up from Sleep, the contents of the CMCON register are not affected.

20.8 Effects of a Reset

A device Reset forces the CMCON register to its Reset state, causing the comparator module to be in the Comparator Reset mode (CM2:CM0 = 000). This ensures that all potential inputs are analog inputs. Device current is minimized when analog inputs are present at Reset time. The comparators are powered down during the Reset interval.

20.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 20-4. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this

range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up condition may occur. A maximum source impedance of 10 k Ω is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.






TABLE 20-1 :	REGISTERS ASSOCIATED WITH COMPARATOR MODULE
---------------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
CMCON ⁽³⁾	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	53
CVRCON ⁽³⁾	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	53
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	54
IPR2	OSCFIP	CMIP ⁽²⁾	_	EEIP	BCLIP	HLVDIP	TMR3IP	ECCP1IP ⁽²⁾	53
PIR2	OSCFIF	CMIF ⁽²⁾	_	EEIF	BCLIF	HLVDIF	TMR3IF	ECCP1IF ⁽²⁾	54
PIE2	OSCFIE	CMIE ⁽²⁾	_	EEIE	BCLIE	HLVDIE	TMR3IE	ECCP1IE ⁽²⁾	54
PORTA	RA7 ⁽¹⁾	RA6 ⁽¹⁾	RA5	RA4	RA3	RA2	RA1	RA0	54
LATA	LATA7 ⁽¹⁾	LATA6 ⁽¹⁾	LATA Data Output Register					54	
TRISA	TRISA7 ⁽¹⁾	TRISA6 ⁽¹⁾	PORTA Da	ORTA Data Direction Register					54

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the comparator module.

Note 1: PORTA pins are enabled based on oscillator configuration.

2: These bits are available in PIC18F4682/4685 devices and reserved in PIC18F2682/2685 devices.

3: These registers are unimplemented on PIC18F2682/2685 devices.

PIC18F2682/2685/4682/4685

NOTES:

21.0 COMPARATOR VOLTAGE REFERENCE MODULE

Note: Comparators are only available in 40/44-pin devices (PIC18F4682/4685).

The comparator voltage reference is a 16-tap resistor ladder network that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it may also be used independently of them.

A block diagram is of the module shown in Figure 21-1. The resistor ladder is segmented to provide two ranges of CVREF values and has a power-down function to conserve power when the reference is not being used. The module's supply reference can be provided from either device VDD/VSS or an external voltage reference.

21.1 Configuring the Comparator Voltage Reference

The voltage reference module is controlled through the CVRCON register (Register 21-1). The comparator voltage reference provides two ranges of output

voltage, each with 16 distinct levels. The range to be used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF selection bits (CVR3:CVR0), with one range offering finer resolution. The equations used to calculate the output of the comparator voltage reference are as follows:

<u>If CVRR = 1:</u> CVREF = ((CVR3:CVR0)/24) x CVRSRC <u>If CVRR = 0:</u> CVREF = (CVDD x 1/4) + (((CVR3:CVR0)/32) x CVRSRC)

The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF- that are multiplexed with RA2 and RA3. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output (see Table 27-3 in Section 27.0 "Electrical Characteristics").

REGISTER 21-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CVREN	CVROE ⁽¹⁾	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0
bit 7							bit 0

R = Readable bitW = Writable bitU = Unimplemented bit, read as '0' $n = Value at BOR$ $(4' = Bit is act'0' = Bit is aleared$	Legend:			
n = Value at POP (1' = Pit is pathon (0' = Pit is played v = Pit is upknown	R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
	-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

CVREN: Comparator Voltage Reference Enable bit
1 = CVREF circuit powered on
0 = CVREF circuit powered down
CVROE: Comparator VREF Output Enable bit ⁽¹⁾
 1 = CVREF voltage level is also output on the RA0/AN0/CVREF pin 0 = CVREF voltage is disconnected from the RA0/AN0/CVREF pin
CVRR: Comparator VREF Range Selection bit
1 = 0.00 CVRsRc to 0.75 CVRsRc, with CVRsRc/24 step size 0 = 0.25 CVRsRc to 0.75 CVRsRc, with CVRsRc/32 step size
CVRSS: Comparator VREF Source Selection bit
1 = Comparator reference source, CVRSRC = (VREF+) – (VREF-)
0 = Comparator reference source, CVRSRC = VDD – VSS
CVR3:CVR0: Comparator VREF Value Selection bits ($0 \le (CVR3:CVR0) \le 15$)
When CVRR = 1:
$CVREF = ((CVR3:CVR0)/24) \bullet (CVRSRC)$
When CVRR = 0:
CVREF = (CVRSRC/4) + ((CVR3:CVR0)/32) • (CVRSRC)

Note 1: CVROE overrides the TRISA<0> bit setting. If enabled for output, RA2 must also be configured as an input by setting TRISA<2> to '1'.

PIC18F2682/2685/4682/4685




FIGURE 21-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM

21.2 Voltage Reference Accuracy/Error

The full range of voltage reference cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 21-1) keep CVREF from approaching the reference source rails. The voltage reference is derived from the reference source; therefore, the CVREF output changes with fluctuations in that source. The tested absolute accuracy of the voltage reference can be found in **Section 27.0 "Electrical Characteristics"**.

21.3 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the CVRCON register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

21.4 Effects of a Reset

A device Reset disables the voltage reference by clearing bit CVREN (CVRCON<7>). This Reset also disconnects the reference from the RA0 pin by clearing bit, CVROE (CVRCON<6>), and selects the high-voltage range by clearing bit, CVRR (CVRCON<5>). The CVR value select bits are also cleared.

21.5 Connection Considerations

The voltage reference module operates independently of the comparator module. The output of the reference generator may be connected to the RA0 pin if the TRISA<0> bit and the CVROE bit are both set. Enabling the voltage reference output onto the RA0 pin, with an input signal present, will increase current consumption. Connecting RA0 as a digital output with CVRSS enabled will also increase current consumption.

The RA0 pin can be used as a simple D/A output with limited drive capability. Due to the limited current drive capability, a buffer must be used on the voltage reference output for external connections to VREF. Figure 21-2 shows an example buffering technique.

FIGURE 21-2: COMPARATOR VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE




TABLE 21-1: REGISTERS ASSOCIATED WITH COMPARATOR VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
CVRCON ⁽²⁾	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	53
CMCON ⁽²⁾	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	53
TRISA	TRISA7 ⁽¹⁾	TRISA6 ⁽¹⁾	PORTA D	ata Directio	on Register				54

Legend: Shaded cells are not used with the comparator voltage reference.

Note 1: PORTA pins are enabled based on oscillator configuration.

2: These registers are unimplemented on PIC18F2682/2685 devices.

PIC18F2682/2685/4682/4685

NOTES:

22.0 HIGH/LOW-VOLTAGE DETECT (HLVD)

PIC18F2682/2685/4682/4685 devices have a High/ Low-Voltage Detect module (HLVD). This is a programmable circuit that allows the user to specify both a device voltage trip point and the direction of change from that point. If the device experiences an excursion past the trip point in that direction, an interrupt flag is set. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to the interrupt. The High/Low-Voltage Detect Control register (Register 22-1) completely controls the operation of the HLVD module. This allows the circuitry to be "turned off" by the user under software control, which minimizes the current consumption for the device.

The block diagram for the HLVD module is shown in Figure 22-1.

REGISTER 22-1: HLVDCON: HIGH/LOW-VOLTAGE DETECT CONTROL REGISTER

R/W-0	U-0	R-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1
VDIRMAG		IRVST	HLVDEN	HLVDL3 ⁽¹⁾	HLVDL2 ⁽¹⁾	HLVDL1 ⁽¹⁾	HLVDL0 ⁽¹⁾
bit 7		•					bit 0
-							
Legend:							
R = Readable		W = Writable			nented bit, read		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7		oltage Directio	n Magnitudo (Soloct hit			
		•	•		oint (HLVDL3:HI		
					point (HLVDL3:		
bit 6		ted: Read as '					
bit 5	IRVST: Interna	al Reference V	/oltage Stable	Flag bit			
					e interrupt flag		
				c will not gener not be enabled	ate the interrup I	t flag at the spe	ecified voltage
bit 4	HLVDEN: Hig	h/Low-Voltage	Detect Powe	r Enable bit			
	1 = HLVD en						
	0 = HLVD dis				(4)		
bit 3-0		•	•	ection Limit bits		、	
	1111 = Extern1110 = 4.48V	• .	it is used (inp	ut comes from	the HLVDIN pin	1)	
	1101 = 4.23V						
	1100 = 4.01V						
	1011 = 3.81V						
	1010 = 3.63V 1001 = 3.46V						
	1000 = 3.40V						
	0111 = 3.05V						
	0110 = 2.82V						
	0101 = 2.72V 0100 = 2.54V						
	0011 = 2.34V						
	0010 = 2.31V	′-2.42V					
	0001 = 2.18V	-					
	0000 = 2.12 V	-2.22V					

Note 1: HLVDL3:HLVDL0 modes that result in a trip point below the valid operating voltage of the device are not tested.

The module is enabled by setting the HLVDEN bit. Each time that the HLVD module is enabled, the circuitry requires some time to stabilize. The IRVST bit is a read-only bit and is used to indicate when the circuit is stable. The module can only generate an interrupt after the circuit is stable and IRVST is set.

The VDIRMAG bit determines the overall operation of the module. When VDIRMAG is cleared, the module monitors for drops in VDD below a predetermined set point. When the bit is set, the module monitors for rises in VDD above the set point.


22.1 Operation

When the HLVD module is enabled, a comparator uses an internally generated reference voltage as the set point. The set point is compared with the trip point, where each node in the resistor divider represents a trip point voltage. The "trip point" voltage is the voltage level at which the device detects a high or low-voltage event, depending on the configuration of the module. When the supply voltage is equal to the trip point, the voltage tapped off of the resistor array is equal to the internal reference voltage generated by the voltage reference module. The comparator then generates an interrupt signal by setting the HLVDIF bit.

The trip point voltage is software programmable to any one of sixteen values. The trip point is selected by programming the HLVDL3:HLVDL0 bits (HLVDCON<3:0>).

The HLVD module has an additional feature that allows the user to supply the trip voltage to the module from an external source. This mode is enabled when bits HLVDL3:HLVDL0 are set to '1111'. In this state, the comparator input is multiplexed from the external input pin, HLVDIN. This gives users flexibility because it allows them to configure the High/Low-Voltage Detect interrupt to occur at any voltage in the valid operating range.





22.2 HLVD Setup

The following steps are needed to set up the HLVD module:

- 1. Disable the module by clearing the HLVDEN bit (HLVDCON<4>).
- 2. Write the value to the HLVDL3:HLVDL0 bits that select the desired HLVD trip point.
- Set the VDIRMAG bit to detect high voltage (VDIRMAG = 1) or low voltage (VDIRMAG = 0).
- 4. Enable the HLVD module by setting the HLVDEN bit.
- 5. Clear the HLVD interrupt flag (PIR2<2>), which may have been set from a previous interrupt.
- Enable the HLVD interrupt if interrupts are desired by setting the HLVDIE and GIE bits (PIE<2> and INTCON<7>). An interrupt will not be generated until the IRVST bit is set.

22.3 Current Consumption


When the module is enabled, the HLVD comparator and voltage divider are enabled and will consume static current. The total current consumption, when enabled, is specified in electrical specification parameter D022B. Depending on the application, the HLVD module does not need to be operating constantly. To decrease the current requirements, the HLVD circuitry may only need to be enabled for short periods where the voltage is checked. After doing the check, the HLVD module may be disabled.

22.4 HLVD Start-up Time


The internal reference voltage of the HLVD module, specified in electrical specification parameter D420, may be used by other internal circuitry, such as the Programmable Brown-out Reset. If the HLVD or other circuits using the voltage reference are disabled to lower the device's current consumption, the reference voltage circuit will require time to become stable before a low or high-voltage condition can be reliably detected. This start-up time, TIRVST, is an interval that is independent of device clock speed. It is specified in electrical specification parameter 36.

The HLVD interrupt flag is not enabled until TIRVST has expired and a stable reference voltage is reached. For this reason, brief excursions beyond the set point may not be detected during this interval. Refer to Figure 22-2 or Figure 22-3.






PIC18F2682/2685/4682/4685



22.5 Applications

In many applications, the ability to detect a drop below, or rise above a particular threshold is desirable. For example, the HLVD module could be periodically enabled to detect Universal Serial Bus (USB) attach or detach. This assumes the device is powered by a lower voltage source than the USB when detached. An attach would indicate a high-voltage detect from, for example, 3.3V to 5V (the voltage on USB) and vice versa for a detach. This feature could save a design a few extra components and an attach signal (input pin).

For general battery applications, Figure 22-4 shows a possible voltage curve. Over time, the device voltage decreases. When the device voltage reaches voltage VA, the HLVD logic generates an interrupt at time TA. The interrupt could cause the execution of an ISR, which would allow the application to perform "house-keeping tasks" and perform a controlled shutdown before the device voltage exits the valid operating range at TB. The HLVD, thus, would give the application a time window, represented by the difference between TA and TB, to safely exit.



22.6 Operation During Sleep

When enabled, the HLVD circuitry continues to operate during Sleep. If the device voltage crosses the trip point, the HLVDIF bit will be set and the device will wake-up from Sleep. Device execution will continue from the interrupt vector address if interrupts have been globally enabled.

22.7 Effects of a Reset

A device Reset forces all registers to their Reset state. This forces the HLVD module to be turned off.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
HLVDCON	VDIRMAG		IRVST	HLVDEN	HLVDL3	HLVDL2	HLVDL1	HLVDL0	52
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	51
PIR2	OSCFIF	CMIF ⁽¹⁾	_	EEIF	BCLIF	HLVDIF	TMR3IF	ECCP1IF ⁽¹⁾	54
PIE2	OSCFIE	CMIE ⁽¹⁾	_	EEIE	BCLIE	HLVDIE	TMR3IE	ECCP1IE ⁽¹⁾	54
IPR2	OSCFIP	CMIP ⁽¹⁾		EEIP	BCLIP	HLVDIP	TMR3IP	ECCP1IP ⁽¹⁾	53

TABLE 22-1: REGISTERS ASSOCIATED WITH HIGH/LOW-VOLTAGE DETECT MODULE

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the HLVD module.

Note 1: These bits are available in PIC18F4682/4685 devices and reserved in PIC18F2682/2685 devices.

PIC18F2682/2685/4682/4685

NOTES:

23.0 ECAN™ TECHNOLOGY

PIC18F2682/2685/4682/4685 devices contain an Enhanced Controller Area Network (ECAN) module. The ECAN module is fully backward compatible with the CAN module available in PIC18CXX8 and PIC18FXX8 devices.

The Controller Area Network (CAN) module is a serial interface which is useful for communicating with other peripherals or microcontroller devices. This interface, or protocol, was designed to allow communications within noisy environments.

The ECAN module is a communication controller, implementing the CAN 2.0A or B protocol as defined in the BOSCH specification. The module will support CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system; however, the CAN specification is not covered within this data sheet. Refer to the BOSCH CAN specification for further details.

The module features are as follows:

- Implementation of the CAN protocol CAN 1.2, CAN 2.0A and CAN 2.0B
- DeviceNet[™] data bytes filter support
- · Standard and extended data frames
- 0-8 bytes data length
- Programmable bit rate up to 1 Mbit/sec
- Fully backward compatible with PIC18XXX8 CAN module
- Three modes of operation:
 - Mode 0 Legacy mode
 - Mode 1 Enhanced Legacy mode with DeviceNet support
 - Mode 2 FIFO mode with DeviceNet support
- · Support for remote frames with automated handling
- Double-buffered receiver with two prioritized received message storage buffers
- Six buffers programmable as RX and TX message buffers
- 16 full (standard/extended identifier) acceptance filters that can be linked to one of four masks
- Two full acceptance filter masks that can be assigned to any filter
- One full acceptance filter that can be used as either an acceptance filter or acceptance filter mask
- Three dedicated transmit buffers with application specified prioritization and abort capability
- Programmable wake-up functionality with integrated low-pass filter
- Programmable Loopback mode supports self-test operation
- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- Programmable clock source
- Programmable link to timer module for time-stamping and network synchronization
- Low-power Sleep mode

23.1 Module Overview

The CAN bus module consists of a protocol engine and message buffering and control. The CAN protocol engine automatically handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the two receive registers.

The CAN module supports the following frame types:

- Standard Data Frame
- Extended Data Frame
- Remote Frame
- Error Frame
- · Overload Frame Reception
- Interframe Space Generation/Detection

The CAN module uses the RB2/CANTX and RB3/ CANRX pins to interface with the CAN bus. In normal mode, the CAN module automatically overrides TRISB<2>. The user must ensure that TRISB<3> is set.


23.1.1 MODULE FUNCTIONALITY

The CAN bus module consists of a protocol engine, message buffering and control (see Figure 23-1). The protocol engine can best be understood by defining the types of data frames to be transmitted and received by the module.

The following sequence illustrates the necessary initialization steps before the ECAN module can be used to transmit or receive a message. Steps can be added or removed depending on the requirements of the application.

- 1. Ensure that the ECAN module is in Configuration mode.
- 2. Select ECAN operational mode.
- 3. Set up the baud rate registers.
- 4. Set up the filter and mask registers.
- 5. Set the ECAN module to normal mode or any other mode required by the application logic.

PIC18F2682/2685/4682/4685



23.2 CAN Module Registers

Note:	Not all CAN registers are available in the
	Access Bank.

There are many control and data registers associated with the CAN module. For convenience, their descriptions have been grouped into the following sections:

- · Control and Status Registers
- Dedicated Transmit Buffer Registers
- · Dedicated Receive Buffer Registers
- Programmable TX/RX and Auto RTR Buffers
- Baud Rate Control Registers
- I/O Control Register
- · Interrupt Status and Control Registers

Detailed descriptions of each register and their usage are described in the following sections.

23.2.1 CAN CONTROL AND STATUS REGISTERS

The registers described in this section control the overall operation of the CAN module and show its operational status.

REGISTER 23-1:	CANCON: CAN CONTROL REGISTER
----------------	------------------------------

Mode 0	R/W-1	R/W-0	R/W-0	R/S-0	R/W-0	R/W-0	R/W-0	U-0
WOUE U	REQOP2	REQOP1	REQOP0	ABAT	WIN2	WIN1	WIN0	—
	_							
Mode 1	R/W-1	R/W-0	R/W-0	R/S-0	U0	U-0	U-0	U-0
wode i	REQOP2	REQOP1	REQOP0	ABAT	_	_	_	—
Mode 2	R/W-1	R/W-0	R/W-0	R/S-0	R-0	R-0	R-0	R-0
woue z	REQOP2	REQOP1	REQOP0	ABAT	FP3	FP2	FP1	FP0
	bit 7							bit 0

Legend:	S = Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5 **REQOP2:REQOP0:** Request CAN Operation Mode bits

- 1xx = Request Configuration mode
- 011 = Request Listen Only mode
- 010 = Request Loopback mode
- 001 = Request Disable mode
- 000 = Request Normal mode

bit 4 ABAT: Abort All Pending Transmissions bit

- 1 = Abort all pending transmissions (in all transmit buffers)
- 0 = Transmissions proceeding as normal

bit 3-1 Mode 0:

WIN2:WIN0: Window Address bits

These bits select which of the CAN buffers to switch into the access bank area. This allows access to the buffer registers from any data memory bank. After a frame has caused an interrupt, the ICODE3:ICODE0 bits can be copied to the WIN3:WIN0 bits to select the correct buffer. See Example 23-2 for a code example.

- 111 = Receive Buffer 0
- 110 = Receive Buffer 0
- 101 = Receive Buffer 1
- 100 = Transmit Buffer 0
- 011 = Transmit Buffer 1
- 010 = Transmit Buffer 2
- 001 = Receive Buffer 0
- 000 = Receive Buffer 0

bit 0 Unimplemented: Read as '0'

bit 4-0 <u>Mode 1:</u>

Unimplemented: Read as '0'

Mode 2:

FP3:FP0: FIFO Read Pointer bits

These bits point to the message buffer to be read.

- 0111:0000 = Message buffer to be read
- 1111:1000 = Reserved

'0' = Bit is cleared

x = Bit is unknown

REGISTER 23-2: CANSTAT: CAN STATUS REGISTER

Mode 0	R-1	R-0	R-0	R-0	R-0	R-0	R-0	U-0
	OPMODE2 ⁽¹⁾	OPMODE1 ⁽¹⁾	OPMODE0 ⁽¹⁾	_	ICODE3	ICODE2	ICODE1	_
Mode 1,2	R-1	R-0	R-0	R-0	R-0	R-0	R-0	R-0
woue 1,2	OPMODE2 ⁽¹⁾	OPMODE1 ⁽¹⁾	OPMODE0 ⁽¹⁾	EICODE4	EICODE3	EICODE2	EICODE1	EICODE0
	bit 7							bit 0
Legend:								
R = Reada	ble bit		W = Writable	bit	U = Unimpl	emented bit,	read as '0'	

'1' = Bit is set

bit 7-5 **OPMODE2:OPMODE0:** Operation Mode Status bits⁽¹⁾

- 111 = Reserved
- 110 = Reserved
- 101 = Reserved
- 100 = Configuration mode
- 011 = Listen Only mode
- 010 = Loopback mode
- 001 = Disable/Sleep mode
- 000 = Normal mode

bit 4 Mode 0:

-n = Value at POR

Unimplemented: Read as '0'

bit 3-1 ICODE3:ICODE1: Interrupt Code bits

When an interrupt occurs, a prioritized coded interrupt value will be present in these bits. This code indicates the source of the interrupt. By copying ICODE3:ICODE1 to WIN2:WIN0 (Mode 0) or EICODE4:EICODE0 to EWIN4:EWIN0 (Mode 1 and 2), it is possible to select the correct buffer to map into the Access Bank area. See Example 23-2 for a code example. To simplify the description, the following table lists all five bits.

	Mode 0	Mode 1	Mode 2
No interrupt	00000	00000	00000
Error interrupt	00010	00010	00010
TXB2 interrupt	00100	00100	00100
TXB1 interrupt	00110	00110	00110
TXB0 interrupt	01000	01000	01000
RXB1 interrupt	01010	10001	
RXB0 interrupt	01100	10000	10000
Wake-up interrupt	00010	01110	01110
RXB0 interrupt		10000	10000
RXB1 interrupt		10001	10000
RX/TX B0 interrupt		10010	10010
RX/TX B1 interrupt		10011	10011 (2)
RX/TX B2 interrupt		10100	10100 (2)
RX/TX B3 interrupt		10101	10101 (2)
RX/TX B4 interrupt		10110	10110 (2)
RX/TX B5 interrupt		10111	10111 (2)

bit 0 Unimplemented: Read as '0'

bit 4-0 <u>Mode 1. 2:</u> EICODE4:EICODE0: Interrupt Code bits

See ICODE3:ICODE1 above.

Note 1: To achieve maximum power saving and/or able to wake-up on CAN bus activity, switch CAN module in Disable mode before putting device to Sleep.

2: If buffer is configured as receiver, EICODE bits will contain '10000' upon interrupt.

EXAMPLE 23-1: CHANGING TO CONFIGURATION MODE

```
; Request Configuration mode.
   MOVLW B'1000000'
                                       ; Set to Configuration Mode.
   MOVWF CANCON
   ; A request to switch to Configuration mode may not be immediately honored.
   ; Module will wait for CAN bus to be idle before switching to Configuration Mode.
   ; Request for other modes such as Loopback, Disable etc. may be honored immediately.
   ; It is always good practice to wait and verify before continuing.
ConfigWait:
   MOVF CANSTAT, W
                                       ; Read current mode state.
   ANDLW B'10000000'
                                        ; Interested in OPMODE bits only.
   TSTFSZ WREG
                                        ; Is it Configuration mode yet?
   BRA ConfigWait
                                        ; No. Continue to wait...
   ; Module is in Configuration mode now.
   ; Modify configuration registers as required.
   ; Switch back to Normal mode to be able to communicate.
```

EXAMPLE 23-2: WIN AND ICODE BITS USAGE IN INTERRUPT SERVICE ROUTINE TO ACCESS TX/RX BUFFERS

```
; Save application required context.
   ; Poll interrupt flags and determine source of interrupt
   ; This was found to be CAN interrupt
   ; TempCANCON and TempCANSTAT are variables defined in Access Bank low
   MOVFF CANCON, TempCANCON
                                        ; Save CANCON.WIN bits
                                        ; This is required to prevent CANCON
                                        ; from corrupting CAN buffer access
                                        ; in-progress while this interrupt
                                        ; occurred
   MOVFF CANSTAT, TempCANSTAT
                                        ; Save CANSTAT register
                                        ; This is required to make sure that
                                         ; we use same CANSTAT value rather
                                         ; than one changed by another CAN
                                        ; interrupt.
          TempCANSTAT, W
   MOVF
                                        ; Retrieve ICODE bits
   ANDLW B'00001110'
   ADDWF PCL, F
                                       ; Perform computed GOTO
                                       ; to corresponding interrupt cause
                                 ; 000 = No interrupt
; 001 = Error interrupt
   BRA
          NoInterrupt
          ErrorInterrupt
   BRA
                                       ; 010 = TXB2 interrupt
          TXB2Interrupt
   BRA
                                       ; 011 = TXB1 interrupt
; 100 = TXB0 interrupt
         TXBlInterrupt
   BRA
   BRA TXB0Interrupt
   BRA RXB1Interrupt
                                        ; 101 = RXB1 interrupt
   BRA RXB0Interrupt
                                       ; 110 = RXB0 interrupt
                                        ; 111 = Wake-up on interrupt
WakeupInterrupt
   BCF PIR3, WAKIF
                                        ; Clear the interrupt flag
   ; User code to handle wake-up procedure
   ;
   ; Continue checking for other interrupt source or return from here
NoInterrupt
                                         ; PC should never vector here. User may
                                         ; place a trap such as infinite loop or pin/port
                                         ; indication to catch this error.
```

EXAMPLE 23-2: WIN AND ICODE BITS USAGE IN INTERRUPT SERVICE ROUTINE TO ACCESS TX/RX BUFFERS (CONTINUED)

ErrorInterr	rupt	
BCF	PIR3, ERRIF	; Clear the interrupt flag
		; Handle error.
RETFIE		
TXB2Interru	pt	
BCF	PIR3, TXB2IF	; Clear the interrupt flag
GOTO	AccessBuffer	
TXBlInterru	pt	
BCF	PIR3, TXB1IF	; Clear the interrupt flag
GOTO	AccessBuffer	
TXB0Interru	lpt	
BCF	PIR3, TXB0IF	; Clear the interrupt flag
GOTO	AccessBuffer	
RXB1Interru	lpt	
BCF	PIR3, RXB1IF	; Clear the interrupt flag
GOTO	Accessbuffer	
RXB0Interru	lpt	
BCF	PIR3, RXB0IF	; Clear the interrupt flag
GOTO	AccessBuffer	
AccessBuffe	r	; This is either TX or RX interrupt
; Copy	CANSTAT.ICODE bits to CAN	CON.WIN bits
MOVF	TempCANCON, W	; Clear CANCON.WIN bits before copying
		; new ones.
ANDLW	B'11110001'	; Use previously saved CANCON value to
		; make sure same value.
MOVWF	TempCANCON	; Copy masked value back to TempCANCON
MOVF	TempCANSTAT, W	; Retrieve ICODE bits
ANDLW	B'00001110'	; Use previously saved CANSTAT value
		; to make sure same value.
IORWF	TempCANCON	; Copy ICODE bits to WIN bits.
MOVFF	TempCANCON, CANCON	; Copy the result to actual CANCON
; Acces	s current buffer	
; User	code	
; Resto	re CANCON.WIN bits	
MOVF	CANCON, W	; Preserve current non WIN bits
ANDLW	B'11110001'	
	TempCANCON	; Restore original WIN bits
; Do no	t need to restore CANSTAT	- it is read-only register.
		for another module interrupt source
	-	-

R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0				
MDSEL1 ⁽¹⁾	MDSEL0 ⁽¹⁾	FIFOWM ⁽²⁾	EWIN4	EWIN3	EWIN2	EWIN1	EWIN0				
bit 7						·	bit				
Legend:											
R = Readable	e bit	W = Writable b	bit	U = Unimple	mented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unk	nown				
			(4)								
bit 7-6		SEL0: Mode Se									
		mode (Mode 0,									
		ed Legacy mode ed FIFO mode (
	11 = Reserve										
bit 5		∽ O High Water N	/lark bit ⁽²⁾								
		e FIFO interrupt		eceive buffer re	emains ⁽³⁾						
	0 = Will cause	e FIFO interrupt	when four re	eceive buffers	remain						
bit 4-0	EWIN4:EWIN0: Enhanced Window Address bits										
	These bits map the group of 16 banked CAN SFRs into access bank addresses 0F60-0F6Dh. Exac										
	group of registers to map is determined by binary value of these bits.										
	Mode 0:										
	Unimplemented: Read as '0'										
	<u>Mode 1, 2:</u>										
		eptance Filters									
		eptance Filter M									
					ontion						
	00011 = Transmit Buffer 0 00100 = Transmit Buffer 1										
	00101 = Transmit Buffer 2										
	00110 = Acceptance Filters 6, 7, 8										
	00111 = Acceptance Filters 9, 10, 11										
	01000 = Acceptance Filters 12, 13, 14										
	01001 = Acceptance Filters 15										
	01010-01110 = Reserved										
		01111 = RXINT0, RXINT1 10000 = Receive Buffer 0									
		10000 = Receive Buffer 0 10001 = Receive Buffer 1									
	10010 = TX/F	RX Buffer 0									
	10011 = TX/F										
	10100 = TX/F										
	10101 = TX/F										
	10110 = TX/F 10111 = TX/F										
	10111 = 1X/F 11000-11111										
	11000 - 1111.										

REGISTER 23-3: ECANCON: ENHANCED CAN CONTROL REGISTER

- Note 1: These bits can only be changed in Configuration mode. See Register 23-1 to change to Configuration mode.
 - **2:** This bit is used in Mode 2 only.
 - **3:** FIFO length of 4 or less will cause this bit to be set.

Mad- 0	R/C-0	R/C-0	R-0	R-0	R-0	R-0	R-0	R-0
Mode 0	RXB00VFL	RXB10VFL	TXBO	TXBP	RXBP	TXWARN	RXWARN	EWARN
Mode 1	R/C-0	R/C-0	R-0	R-0	R-0	R-0	R-0	R-0
	—	RXBnOVFL	TXB0	TXBP	RXBP	TXWARN	RXWARN	EWARN
	R/C-0	R/C-0	R-0	R-0	R-0	R-0	R-0	R-0
Mode 2	FIFOEMPTY	1 1	ТХВО	ТХВР	RXBP	TXWARN	RXWARN	EWARN
	bit 7	II					-	bit (
Legend:								
R = Read	dable bit		C = Clearab	le bit	U = Unimpl	emented bit, r	read as '0'	
-n = Valu	e at POR		'1' = Bit is se	et	'0' = Bit is c		x = Bit is unk	nown
bit 7	Mode 0:	Receive Buffe		bit				
		Buffer 0 overflo		DIL				
		Buffer 0 has no		ł				
	<u>Mode 1:</u>		(-)					
	-	nted: Read as	.0,					
	Mode 2: FIFOEMPTY	: FIFO Not Em	ptv bit					
		FIFO is not em						
		FIFO is empty						
bit 6	Mode 0: RXB1OVFL:	Receive Buffe	r 1 Overflow	bit				
		Buffer 1 overflo Buffer 1 has no		I				
	Mode 1, 2:	Receive Buffe		hit				
	-	Buffer n has ov		DIL				
		Buffer n has no		I				
bit 5	TXBO: Trans	smitter Bus-Off	bit					
		error counter a						
bit 4	TXBP: Trans	smitter Bus Pas	ssive bit					
		error counter a						
bit 3	RXBP: Rece	eiver Bus Passi	ve bit					
		error counter > error counter ≤						
bit 2	TXWARN: T	ransmitter War	ning bit					
		error counter a error counter						
bit 1	RXWARN: R	Receiver Warnii	ng bit					
		eceive error cou						
		error counter ≤	95					
bit 0		or Warning bit lag of the RXW	/ARN and T>	WARN bits.				
	1 = The RXV	VARN or the T	XWARN bits	are set				

REGISTER 23-4: COMSTAT: COMMUNICATION STATUS REGISTER

23.2.2 DEDICATED CAN TRANSMIT BUFFER REGISTERS

This section describes the dedicated CAN Transmit Buffer registers and their associated control registers.

REGISTER 23-5: TXBnCON: TRANSMIT BUFFER n CONTROL REGISTERS $[0 \le n \le 2]$

Mada 0	R/C-0	R-0	R-0	R-0	R/W-0	U-0	R/W-0	R/W-0
Mode 0	TXBIF	TXABT ⁽¹⁾	TXLARB ⁽¹⁾	TXERR ⁽¹⁾	TXREQ ⁽²⁾		TXPRI1 ⁽³⁾	TXPRI0 ⁽³⁾
	R/C-0	R-0	R-0	R-0	R/W-0	U-0	R/W-0	R/W-0

	bit 7							bit 0	
woue 1,2	TXBIF	TXABT ⁽¹⁾	TXLARB ⁽¹⁾	TXERR ⁽¹⁾	TXREQ ⁽²⁾	—	TXPRI1 ⁽³⁾	TXPRI0 ⁽³⁾	
Mode 1,2	R/C-0	R-0	R-0	R-0	R/W-0	U-0	R/W-0	R/W-0	

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	TXBIF: Transmit Buffer Interrupt Flag bit
	1 - Transmit huffer has completed transmissi

- 1 = Transmit buffer has completed transmission of message and may be reloaded
- 0 = Transmit buffer has not completed transmission of a message
- bit 6 **TXABT:** Transmission Aborted Status bit⁽¹⁾
 - 1 = Message was aborted
 - 0 = Message was not aborted

bit 5 **TXLARB:** Transmission Lost Arbitration Status bit⁽¹⁾

- 1 = Message lost arbitration while being sent
- 0 = Message did not lose arbitration while being sent
- bit 4 **TXERR:** Transmission Error Detected Status bit⁽¹⁾
 - 1 = A bus error occurred while the message was being sent
 - 0 = A bus error did not occur while the message was being sent
- bit 3 **TXREQ:** Transmit Request Status bit⁽²⁾
 - 1 = Requests sending a message. Clears the TXABT, TXLARB and TXERR bits.
 - 0 = Automatically cleared when the message is successfully sent
- bit 2 Unimplemented: Read as '0'
- bit 1-0 **TXPRI1:TXPRI0:** Transmit Priority bits⁽³⁾
 - 11 = Priority Level 3 (highest priority)
 - 10 = Priority Level 2
 - 01 = Priority Level 1
 - 00 = Priority Level 0 (lowest priority)
- Note 1: This bit is automatically cleared when TXREQ is set.
 - 2: While TXREQ is set, Transmit Buffer registers remain read-only. Clearing this bit in software while the bit is set will request a message abort.
 - **3:** These bits define the order in which transmit buffers will be transferred. They do not alter the CAN message identifier.

REGISTER 23-6: TXBnSIDH: TRANSMIT BUFFER n STANDARD IDENTIFIER REGISTERS, HIGH BYTE [0 \leq n \leq 2]

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SID10 | SID9 | SID8 | SID7 | SID6 | SID5 | SID4 | SID3 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 SID10:SID3: Standard Identifier bits (if EXIDE (TXBnSIDL<3>) = 0) Extended Identifier bits EID28:EID21 (if EXIDE = 1).

REGISTER 23-7: TXBnSIDL: TRANSMIT BUFFER n STANDARD IDENTIFIER REGISTERS, LOW BYTE [0 \leq n \leq 2]

R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0	—	EXIDE	—	EID17	EID16
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5	SID2:SID0: Standard Identifier bits (if EXIDE (TXBnSIDL<3>) = 0)
	Extended Identifier bits EID20:EID18 (if EXIDE = 1).
bit 4	Unimplemented: Read as '0'
bit 3	EXIDE: Extended Identifier Enable bit
	 1 = Message will transmit extended ID, SID10:SID0 become EID28:EID18 0 = Message will transmit standard ID, EID17:EID0 are ignored
bit 2	Unimplemented: Read as '0'
bit 1-0	EID17:EID16: Extended Identifier bits

REGISTER 23-8: TXBnEIDH: TRANSMIT BUFFER n EXTENDED IDENTIFIER REGISTERS, HIGH BYTE [0 \leq n \leq 2]

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID15 | EID14 | EID13 | EID12 | EID11 | EID10 | EID9 | EID8 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 **EID15:EID8:** Extended Identifier bits (not used when transmitting standard identifier message)

PIC18F2682/2685/4682/4685

'1' = Bit is set

REGISTER 23-9: TXBnEIDL: TRANSMIT BUFFER n EXTENDED IDENTIFIER REGISTERS, LOW BYTE $[0 \le n \le 2]$

			-				
R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7		-		-			bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			

'0' = Bit is cleared

x = Bit is unknown

bit 7-0 **EID7:EID0:** Extended Identifier bits (not used when transmitting standard identifier message)

REGISTER 23-10: TXBnDm: TRANSMIT BUFFER n DATA FIELD BYTE m REGISTERS [0 \leq n \leq 2, 0 \leq m \leq 7]

| R/W-x |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TXBnDm7 | TXBnDm6 | TXBnDm5 | TXBnDm4 | TXBnDm3 | TXBnDm2 | TXBnDm1 | TXBnDm0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0**TXBnDm7:TXBnDm0:** Transmit Buffer n Data Field Byte m bits (where 0 ≤ n < 3 and 0 ≤ m < 8)</th>Each transmit buffer has an array of registers. For example, Transmit Buffer 0 has 7 registers: TXB0D0 to TXB0D7.

-n = Value at POR

$\label{eq:register} \textbf{REGISTER 23-11:} \quad \textbf{TXBnDLC: TRANSMIT BUFFER n DATA LENGTH CODE $REGISTERS $[0 \leq n \leq 2]$}$

11.0	DAAA	11.0	11.0						
U-0	R/W-x	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x		
	TXRTR	—		DLC3	DLC2	DLC1	DLC0		
bit 7							bit 0		
Legend:									
R = Readable bit W =		W = Writable bit		U = Unimplemented bit, read as '0'					
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 7	Unimplemen	ted: Read as ')'						
bit 6	TXRTR: Tran	ismit Remote Fi	rame Transm	ission Request	bit				
		= Transmitted message will have TXRTR bit set							
		ed message wi		R bit cleared					
bit 5-4	Unimplemented: Read as '0'								
bit 3-0	DLC3:DLC0: Data Length Code bits								
		1111 = Reserved							
	1110 = Rese 1101 = Rese								
		1101 = Reserved							
	1011 = Reserved								
	1010 = Reserved								
	1001 = Reserved								
	1000 = Data length = 8 bytes 0111 = Data length = 7 bytes								
	0111 = Data length = 7 bytes 0110 = Data length = 6 bytes								
	0101 = Data length = 5 bytes								
	0100 = Data length = 4 bytes								
		length = 3 bytes							
		length = 2 bytes length = 1 bytes							
		length = 0 byte							
		- <u>J.</u> Dyto	-						

REGISTER 23-12: TXERRCNT: TRANSMIT ERROR COUNT REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
TEC7	TEC6	TEC5	TEC4	TEC3	TEC2	TEC1	TEC0
bit 7							bit 0

Legend:			
R = Readable bit	R = Readable bit W = Writable bit		read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 **TEC7:TEC0:** Transmit Error Counter bits This register contains a value which is derived from the rate at which errors occur. When the error count overflows, the bus-off state occurs. When the bus has 128 occurrences of 11 consecutive recessive bits, the counter value is cleared.

EXAMPLE 23-3: TRANSMITTING A CAN MESSAGE USING BANKED METHOD

; Need to transmit Standard Identifier message 123h using TXBO buffer. ; To successfully transmit, CAN module must be either in Normal or Loopback mode. ; TXBO buffer is not in access bank. And since we want banked method, we need to make sure ; that correct bank is selected. BANKSEL TXB0CON ; One BANKSEL in beginning will make sure that we are ; in correct bank for rest of the buffer access. ; Now load transmit data into TXB0 buffer. MOVLW MY_DATA_BYTE1 ; Load first data byte into buffer ; Compiler will automatically set "BANKED" bit MOVWF TXB0D0 ; Load rest of data bytes - up to 8 bytes into TXBO buffer. . . . ; Load message identifier MOVLW 60H ; Load SID2:SID0, EXIDE = 0 MOVWF TXB0SIDL MOVLW 24H ; Load SID10:SID3 MOVWF TXB0SIDH ; No need to load TXB0EIDL:TXB0EIDH, as we are transmitting Standard Identifier Message only. ; Now that all data bytes are loaded, mark it for transmission. ; Normal priority; Request transmission MOVLW B'00001000' MOVWF TXB0CON ; If required, wait for message to get transmitted BTFSC TXB0CON, TXREQ ; Is it transmitted? BRA \$-2 ; No. Continue to wait... ; Message is transmitted.

EXAMPLE 23-4: TRANSMITTING A CAN MESSAGE USING WIN BITS

```
; Need to transmit Standard Identifier message 123h using TXB0 buffer.
; To successfully transmit, CAN module must be either in Normal or Loopback mode.
; TXB0 buffer is not in access bank. Use WIN bits to map it to RXB0 area.
MOVF CANCON, W
                                    ; WIN bits are in lower 4 bits only. Read CANCON
                                    ; register to preserve all other bits. If operation
                                    ; mode is already known, there is no need to preserve
                                    ; other bits.
ANDLW B'11110000'
                                   ; Clear WIN bits.
IORLW B'00001000'
                                   ; Select Transmit Buffer 0
MOVWF CANCON
                                   ; Apply the changes.
; Now TXBO is mapped in place of RXBO. All future access to RXBO registers will actually
; yield TXB0 register values.
; Load transmit data into TXB0 buffer.
                                  ; Load first data byte into buffer
MOVLW MY DATA BYTE1
MOVWF RXB0D0
                                   ; Access TXB0D0 via RXB0D0 address.
; Load rest of the data bytes - up to 8 bytes into "TXBO" buffer using RXBO registers.
. . .
; Load message identifier
                                   ; Load SID2:SID0, EXIDE = 0
MOVLW 60H
MOVWF RXB0SIDL
MOVLW 24H
                                    ; Load SID10:SID3
MOVWF RXB0SIDH
; No need to load RXB0EIDL:RXB0EIDH, as we are transmitting Standard Identifier Message only.
; Now that all data bytes are loaded, mark it for transmission.
MOVLW B'00001000'
                                   ; Normal priority; Request transmission
MOVWF RXB0CON
; If required, wait for message to get transmitted
BTFSC RXBOCON, TXREQ ; Is it transmitted?
BRA
      $-2
                                    ; No. Continue to wait...
; Message is transmitted.
; If required, reset the WIN bits to default state.
```

23.2.3 DEDICATED CAN RECEIVE BUFFER REGISTERS

This section shows the dedicated CAN Receive Buffer registers with their associated control registers.

REGISTER 23-13	RXB0CON: RECEIVE BUFFER 0 CONTROL REGISTER	
NEO101 EN 20-10.		

Mode	R/C-0	R/W-0	R/W-0	U-0	R-0	R/W-0	R-0	R-0			
Mode 0	RXFUL ⁽¹⁾	RXM1	RXM0	—	RXRTRRO	RXB0DBEN	JTOFF ⁽²⁾	FILHIT0			
Mode 1,2	R/C-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0			
woue 1,2	RXFUL ⁽¹⁾	RXM1	RTRRO	FILHIT4	FILHIT3	FILHIT2	FILHIT1	FILHIT0			
	bit 7 bit										
Legend:	-										
R = Read			W = Writable		-	emented bit, re					
-n = Value	e at POR		'1' = Bit is se	et	'0' = Bit is c	leared	x = Bit is un	known			
hit 7	RXFUL: Rec	oive Full State									
bit 7											
			s a received n to receive a r	•	۹						
bit 6	Mode 0:			iew messag	C						
bit 0		ive Buffer Mo	de bit 1 (comb	ines with R	XM0 to form I	RXM<1:0> bits	s, see bit 5)				
						eria is ignored	, ,				
	10 = Receive	only valid m	essages with	extended ide	entifier; EXID	EN in RXFnSI					
		•	•			EN in RXFnSIE	DL must be ')'			
		e all valid mes	sages as per	EXIDEN bit	in RXFnSIDL	. register					
	<u>Mode 1, 2:</u> RXM1 : Recei	ive Duffer Me	da hit 1								
				oo with orro		aa filtara ara ia	norod				
			ages as per a			ce filters are ig	noreu				
bit 5	Mode 0:		ugee ue per u								
bit o		ive Buffer Mo	de bit 0 (comb	ines with R	XM1 to form I	RXM<1:0> bits	s, see bit 6)				
	Mode 1, 2:		, ,								
	RTRRO: Ren	note Transmi	ssion Request	bit for Rece	eived Messag	e (read-only)					
			request is rec								
		transmission	request is no	t received							
bit 4	Mode 0:	ted. Deed as	. (0)								
	Unimplemen	ileu: Reau as	5 U								
	Mode 1, 2: FILHIT4: Filte	⊃r Hit hit 4									
			er bits to form	filter accept	ance bits <4:	0>.					
bit 3	Mode 0:										
	RXRTRRO: F	Remote Trans	mission Requ	lest bit for R	eceived Mes	sage (read-onl	y)				
			request is rec								
		transmission	request is no	t received							
	Mode 1, 2:										
	FILHIT3: Filte		er bits to form	filter accent	ance hits <4.	0>					
				-							
Note 1:	This bit is set buffer is read.	As long as R	XFUL is set, r	no new mes	sage will be lo	baded and buf	fer will be co	nsidered full.			
	After clearing not cleared, th	the RXFUL fl	ag, the PIR3 b								
-			•								

2: This bit allows same filter jump table for both RXB0CON and RXB1CON.

REGISTER 23-13: RXB0CON: RECEIVE BUFFER 0 CONTROL REGISTER (CONTINUED)

bit 2	<u>Mode 0:</u> RXB0DBEN : Receive Buffer 0 Double-Buffer Enable bit
	1 = Receive Buffer 0 overflow will write to Receive Buffer 1
	1 = Receive Buffer 0 overflow will write to Receive Buffer 1 0 = No Receive Buffer 0 overflow to Receive Buffer 1
	Mode 1, 2:
	FILHIT2: Filter Hit bit 2
	This bit combines with other bits to form filter acceptance bits <4:0>.
bit 1	Mode 0:
	JTOFF: Jump Table Offset bit (read-only copy of RXB0DBEN) ⁽²⁾
	1 = Allows jump table offset between 6 and 7
	0 = Allows jump table offset between 1 and 0
	<u>Mode 1, 2:</u>
	FILHIT1: Filter Hit bit 1
	This bit combines with other bits to form filter acceptance bits <4:0>.
bit 0	<u>Mode 0:</u> FILHIT0: Filter Hit bit 0
	This bit indicates which acceptance filter enabled the message reception into Receive Buffer 0.
	1 = Acceptance Filter 1 (RXF1)
	0 = Acceptance Filter 0 (RXF0)
	Mode 1, 2:
	FILHITO: Filter Hit bit 0
	This bit, in combination with FILHIT<4:1>, indicates which acceptance filter enabled the message reception
	into this receive buffer.
	01111 = Acceptance Filter 15 (RXF15)
	01110 = Acceptance Filter 14 (RXF14)
	 00000 = Acceptance Filter 0 (RXF0)

- **Note 1:** This bit is set by the CAN module upon receiving a message and must be cleared by software after the buffer is read. As long as RXFUL is set, no new message will be loaded and buffer will be considered full. After clearing the RXFUL flag, the PIR3 bit, RXB0IF, can be cleared. If RXB0IF is cleared, but RXFUL is not cleared, then RXB0IF is set again.
 - 2: This bit allows same filter jump table for both RXB0CON and RXB1CON.

Mode 0	R/C-0	R/W-0	R/W-0	U-0	R-0	R/W-0	R-0	R-0		
	RXFUL ⁽¹⁾	RXM1	RXM0		RXRTRRO	FILHIT2	FILHIT1	FILHIT0		
Mode 1,2	R/C-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0		
	RXFUL ⁽¹⁾ RXM1 RTRRO FILHIT4 FILHIT3 FILHIT2 FILHIT1 FILHI									
	bit 7							bit (
Legend:			C = Clearabl	e bit						
R = Reada	able bit		W = Writable	bit	U = Unimple	mented bit, r	ead as '0'			
-n = Value	at POR		'1' = Bit is se	t	'0' = Bit is cl	eared	x = Bit is un	known		
			(4)							
bit 7	RXFUL: Rece									
			is a received n	•	-					
h:+ C	0 = Receive c Mode 0:	ouπer is oper	to receive a n	ew messag	e					
bit 6		ve Buffer Mo	de bit 1 (comb	ines with R	XM0 to form F	RXM<1:0> bit	s, see bit 5)			
			s (including the							
	10 = Receive	only valid m	essages with e	extended ide	entifier; EXIDE	EN in RXFnS	IDL must be '			
			essages with s sages as per				DL must be '0)'		
	<u>Mode 1, 2:</u> RXM1: Recei	ve Buffer Mo	de hit							
			(including tho:	se with erro	rs): acceptanc	e filters are i	anored			
			ages as per a				5			
bit 5	Mode 0:									
		ve Buffer Mo	de bit 0 (comb	ines with R.		xxivi<1:0> Dit	s, see dit 6)			
	Mode 1, 2: RTRRO: Rem	note Transmi	ssion Request	bit for Rece	eived Messag	e (read-only)				
			request is rec			- (· · · · · · · · · · · · · · · · · · ·				
			n request is not							
bit 4	<u>Mode 0:</u>									
	Unimplemen	ted: Read as	s 'O'							
	Mode 1, 2: FILHIT4: Filte	r Hit hit 4								
			er bits to form	filter accept	ance bits <4:0)>.				
bit 3	Mode 0: RXRTRRO: F	Remote Trans	smission Requ	est bit for R	eceived Mess	age (read-or	ılv)			
	1 = A remote	RXRTRRO: Remote Transmission Request bit for Received Message (read-only) 1 = A remote transmission request is received								
		transmission	request is not	received						
	Mode 1, 2: FILHIT3: Filte	ar Hit bit 3								
				C 11						
		ines with oth	er bits to form	filter accept	ance bits <4:0)>.				

REGISTER 23-14: RXB1CON: RECEIVE BUFFER 1 CONTROL REGISTER

REGISTER 23-14: RXB1CON: RECEIVE BUFFER 1 CONTROL REGISTER (CONTINUED)

bit 2-0 <u>Mode 0:</u>

FILHIT2:FILHIT0: Filter Hit bits

These bits indicate which acceptance filter enabled the last message reception into Receive Buffer 1.

- 111 = Reserved
- 110 = Reserved
- 101 = Acceptance Filter 5 (RXF5)
- 100 = Acceptance Filter 4 (RXF4)
- 011 = Acceptance Filter 3 (RXF3)
- 010 = Acceptance Filter 2 (RXF2)
- 001 = Acceptance Filter 1 (RXF1), only possible when RXB0DBEN bit is set

000 = Acceptance Filter 0 (RXF0), only possible when RXB0DBEN bit is set

Mode 1, 2:

FILHIT2:FILHIT0 Filter Hit bits <2:0>

These bits, in combination with FILHIT<4:3>, indicate which acceptance filter enabled the message reception into this receive buffer.

01111 = Acceptance Filter 15 (RXF15)

01110 = Acceptance Filter 14 (RXF14)

00000 = Acceptance Filter 0 (RXF0)

Note 1: This bit is set by the CAN module upon receiving a message and must be cleared by software after the buffer is read. As long as RXFUL is set, no new message will be loaded and buffer will be considered full.

REGISTER 23-15: RXBnSIDH: RECEIVE BUFFER n STANDARD IDENTIFIER REGISTERS, HIGH BYTE [0 \leq n \leq 1]

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							

-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 **SID10:SID3:** Standard Identifier bits (if EXID (RXBnSIDL<3>) = 0) Extended Identifier bits EID28:EID21 (if EXID = 1).

REGISTER 23-16: RXBnSIDL: RECEIVE BUFFER n STANDARD IDENTIFIER REGISTERS,

R-x	R-x	R-x	R-x	R-x	U-0	R-x	R-x		
SID2	SID1	SID0	SRR	EXID	—	EID17	EID16		
bit 7 bit									
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'			
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	iown		
bit 7-5 bit 4	Extended Ider	tandard Identifi ntifier bits EID2 ite Remote Re	0:EID18 (if E)	,					
				I to the value o	f RXRTRRO (RE	3XnCON<3>) w	hen EXID = 0.		
bit 3	EXID: Extend	ed Identifier bit							
	 1 = Received message is an extended data frame, SID10:SID0 are EID28:EID18 0 = Received message is a standard data frame 								
bit 2	Unimplemented: Read as '0'								
bit 1-0	EID17:EID16:	Extended Ider	ntifier bits						

LOW BYTE $[0 \le n \le 1]$

REGISTER 23-17: RXBnEIDH: RECEIVE BUFFER n EXTENDED IDENTIFIER REGISTERS, HIGH BYTE [0 \leq n \leq 1]

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 EID15:EID8: Extended Identifier bits

REGISTER 23-18: RXBnEIDL: RECEIVE BUFFER n EXTENDED IDENTIFIER REGISTERS, LOW BYTE [0 \leq n \leq 1]

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-0 EID7:EID0: Extended Identifier bits

$\label{eq:register} \textbf{REGISTER 23-19:} \quad \textbf{RXBnDLC: RECEIVE BUFFER n DATA LENGTH CODE REGISTERS [0 \leq n \leq 1]}$

U-0	R-x	R-x	R-x	R-x	R-x	R-x	R-x
—	RXRTR	RB1	RB0	DLC3	DLC2	DLC1	DLC0
bit 7							bit 0

Legend:									
R = Readab	R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'						
-n = Value a	It POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					
bit 7	Unimple	mented: Read as '0'							
bit 6	-	Receiver Remote Transmiss	tion Request hit						
DILO			son Request bit						
		ote transfer request							
		emote transfer request							
bit 5		served bit 1							
	Reserve	d by CAN Spec and read as	'0'.						
bit 4	RB0: Reserved bit 0								
	Reserve	d by CAN Spec and read as	ʻ0'.						
bit 3-0	DLC3:DLC0: Data Length Code bits								
	1111 = 	nvalid							
	1110 = 	nvalid							
	1101 = 	nvalid							
	1100 = 								
	1011 = 								
	1010 = Invalid								
	1001 = Invalid								
	1000 = Data length = 8 bytes								
		0111 = Data length = 7 bytes 0110 = Data length = 6 bytes							
		Data length = 5 bytes							
		Data length = 4 bytes							
		Data length = 3 bytes							
		Data length = 2 bytes							

REGISTER 23-20: RXBnDm: RECEIVE BUFFER n DATA FIELD BYTE m REGISTERS [0 \leq n \leq 1, 0 \leq m \leq 7]

0001 = Data length = 1 bytes 0000 = Data length = 0 bytes

| R-x |
|---------|---------|---------|---------|---------|---------|---------|---------|
| RXBnDm7 | RXBnDm6 | RXBnDm5 | RXBnDm4 | RXBnDm3 | RXBnDm2 | RXBnDm1 | RXBnDm0 |
| bit 7 | | | | | | | bit 0 |

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-0 **RXBnDm7:RXBnDm0:** Receive Buffer n Data Field Byte m bits (where 0 ≤ n < 1 and 0 < m < 7) Each receive buffer has an array of registers. For example, Receive Buffer 0 has 8 registers: RXB0D0 to RXB0D7.

REGISTER 23-21: RXERRCNT: RECEIVE ERROR COUNT REGISTER

REC6	REC5	REC4	REC3	REC2		
			ILC00	RE62	REC1	REC0
						bit 0
	·	· ·				

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 REC7:REC0: Receive Error Counter bits

This register contains the receive error value as defined by the CAN specifications. When RXERRCNT > 127, the module will go into an error-passive state. RXERRCNT does not have the ability to put the module in "bus-off" state.

EXAMPLE 23-5: READING A CAN MESSAGE

```
; Need to read a pending message from RXBO buffer.
; To receive any message, filter, mask and RXM1:RXM0 bits in RXB0CON registers must be
; programmed correctly.
;
; Make sure that there is a message pending in RXBO.
BTFSS RXBOCON, RXFUL
                                   ; Does RXB0 contain a message?
BRA
      NoMessage
                                    ; No. Handle this situation...
; We have verified that a message is pending in RXBO buffer.
; If this buffer can receive both Standard or Extended Identifier messages,
; identify type of message received.
BTFSS RXBOSIDL, EXID
                                    ; Is this Extended Identifier?
BRA
      StandardMessage
                                    ; No. This is Standard Identifier message.
                                     ; Yes. This is Extended Identifier message.
; Read all 29-bits of Extended Identifier message.
; Now read all data bytes
MOVFF RXB0DO, MY DATA BYTE1
. . .
; Once entire message is read, mark the RXB0 that it is read and no longer FULL.
     RXB0CON, RXFUL
                                   ; This will allow CAN Module to load new messages
BCF
                                    ; into this buffer.
. . .
```

23.2.3.1 Programmable TX/RX and Auto-RTR Buffers

The ECAN module contains 6 message buffers that can be programmed as transmit or receive buffers. Any of these buffers can also be programmed to automatically handle RTR messages.

Note: These registers are not used in Mode 0.

REGISTER 23-22: BnCON: TX/RX BUFFER n CONTROL REGISTERS IN RECEIVE MODE $[0 \le n \le 5, TXnEN (BSEL0 \le n) = 0]^{(1)}$

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
RXFUL ⁽²⁾	RXM1	RXRTRRO	FILHIT4	FILHIT3	FILHIT2	FILHIT1	FILHIT0
bit 7							bit 0

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 7	RXFUL: Receive Full Status bit ⁽²⁾
	 1 = Receive buffer contains a received message 0 = Receive buffer is open to receive a new message
bit 6	RXM1: Receive Buffer Mode bit
	 1 = Receive all messages including partial and invalid (acceptance filters are ignored) 0 = Receive all valid messages as per acceptance filters
bit 5	RXRTRRO: Read-Only Remote Transmission Request for Received Message bit
	 1 = Received message is a remote transmission request 0 = Received message is not a remote transmission request
bit 4-0	FILHIT4:FILHIT0: Filter Hit bits
	These bits indicate which acceptance filter enabled the last message reception into this buffer.
	01111 = Acceptance Filter 15 (RXF15) 01110 = Acceptance Filter 14 (RXF14)
	 00001 = Acceptance Filter 1 (RXF1) 00000 = Acceptance Filter 0 (RXF0)

- **Note 1:** These registers are available in Mode 1 and 2 only.
 - 2: This bit is set by the CAN module upon receiving a message and must be cleared by software after the buffer is read. As long as RXFUL is set, no new message will be loaded and the buffer will be considered full.

REGISTER 23-23: BnCON: TX/RX BUFFER n CONTROL REGISTERS IN TRANSMIT MODE $[0 \le n \le 5, TXnEN (BSEL0 \le n) = 1]^{(1)}$

	lo ⊒ u			-1			
R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
TXBIF ⁽³	³⁾ TXABT ⁽³⁾	TXLARB ⁽³⁾	TXERR ⁽³⁾	TXREQ ^(2,4)	RTREN	TXPRI1 ⁽⁵⁾	TXPRI0 ⁽⁵⁾
bit 7				· · · · ·		- -	bit (
Legend:							
R = Reada	able bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7	TXBIF: Trans	smit Buffer Inter	rupt Flag bit ⁽³)			
	1 = A messa	ge is successfu age was transm	lly transmitted				
bit 6	TXABT: Tran	smission Aborte	ed Status bit ⁽³	i)			
	1 = Message 0 = Message	was aborted was not aborte	d				
bit 5	TXLARB: Tra	ansmission Los	t Arbitration S	tatus bit ⁽³⁾			
	0	lost arbitration did not lose art	0				
bit 4	TXERR: Trar	smission Error	Detected Stat	tus bit ⁽³⁾			
		or occurred whi					
bit 3	TXREQ: Trar	nsmit Request S	Status bit ^(2,4)				
		s sending a mes cally cleared wh				ERR bits	
bit 2	RTREN: Auto	omatic Remote	Transmission	Request Enabl	e bit		
		emote transmis emote transmis	•			•	
bit 1-0	TXPRI1:TXP	RIO: Transmit F	riority bits ⁽⁵⁾				
		Level 3 (highes	t priority)				
	10 = Priority 01 = Priority						
		Level 0 (lowest	priority)				
Note 1:	These registers ar	e available in M	lode 1 and 2 d	only.			
2:	Clearing this bit in			•	essage abort.		
3:	This bit is automat	•					
4:	While TXREQ is s				•		
5:	These bits set the	order in which	ine transmit b	uffer will be trar	nsterred. They	ao not alter the	CAN

5: These bits set the order in which the transmit buffer will be transferred. They do not alter the CAN message identifier.

$\label{eq:register23-24: BnSIDH: TX/RX BUFFER n STANDARD IDENTIFIER REGISTERS, \\ HIGH BYTE IN RECEIVE MODE [0 \le n \le 5, TXnEN (BSEL0<n>) = 0]^{(1)}$

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 SID10:SID3: Standard Identifier bits (if EXIDE (BnSIDL<3>) = 0) Extended Identifier bits EID28:EID21 (if EXIDE = 1).

Note 1: These registers are available in Mode 1 and 2 only.

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SID10 | SID9 | SID8 | SID7 | SID6 | SID5 | SID4 | SID3 |
| bit 7 | | | | | | | bit 0 |

Legend:				
R = Readable bit	W = Writable bit	V = Writable bit U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-0 SID10:SID3: Standard Identifier bits (if EXIDE (BnSIDL<3>) = 0) Extended Identifier bits EID28:EID21 (if EXIDE = 1).

$\label{eq:register23-26:BnSIDL: TX/RX BUFFER n STANDARD IDENTIFIER REGISTERS, \\ LOW BYTE IN RECEIVE MODE [0 \le n \le 5, TXnEN (BSEL0<n>) = 0]^{(1)}$

				-	-					
R-x	R-x	R-x	R-x	R-x	U-0	R-x	R-x			
SID2	SID1	SID0	SRR	EXID	—	EID17	EID16			
bit 7 bit C										
Legend:										
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'										
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 7-5 bit 4	 SID2:SID0: Standard Identifier bits (if EXID = 0) Extended Identifier bits EID20:EID18 (if EXID = 1). SRR: Substitute Remote Transmission Request bit (only when EXID = 1) 1 = Remote transmission request occurred 0 = No remote transmission request occurred 									
bit 3	EXID: Extended Identifier Enable bit 1 = Received message is an extended identifier frame (SID10:SID0 are EID28:EID18) 0 = Received message is a standard identifier frame									
bit 2	Unimplemen	ted: Read as '	כי							
	EID17:EID16: Extended Identifier bits									

Note 1: These registers are available in Mode 1 and 2 only.

$\label{eq:register23-27: BnSiDL: TX/RX BUFFER n STANDARD IDENTIFIER REGISTERS, \\ LOW BYTE IN RECEIVE MODE [0 \le n \le 5, TXnEN (BSEL0<n>) = 1]^{(1)}$

R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0	—	EXIDE	—	EID17	EID16
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit U = Unimplemented bit, read as '0'		d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5	SID2:SID0: Standard Identifier bits (if EXIDE = 0) Extended Identifier bits EID20:EID18 (if EXIDE = 1).
bit 4	Unimplemented: Read as '0'
bit 3	EXIDE: Extended Identifier Enable bit
	 1 = Received message is an extended identifier frame (SID10:SID0 are EID28:EID18) 0 = Received message is a standard identifier frame
bit 2	Unimplemented: Read as '0'
bit 1-0	EID17:EID16: Extended Identifier bits

$\label{eq:register23-28: BnEIDH: TX/RX BUFFER n EXTENDED IDENTIFIER REGISTERS, \\ HIGH BYTE IN RECEIVE MODE [0 \le n \le 5, TXnEN (BSEL0<n>) = 0]^{(1)}$

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
bit 7							bit 0
Legend:							

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 EID15:EID8: Extended Identifier bits

Note 1: These registers are available in Mode 1 and 2 only.

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID15 | EID14 | EID13 | EID12 | EID11 | EID10 | EID9 | EID8 |
| bit 7 | | | | | | | bit 0 |

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-0 **EID15:EID8:** Extended Identifier bits

Note 1: These registers are available in Mode 1 and 2 only.

$\label{eq:register23-30:BnEIDL: TX/RX BUFFER n EXTENDED IDENTIFIER REGISTERS, \\ LOW BYTE IN RECEIVE MODE [0 \le n \le 5, TXnEN (BSEL<n>) = 0]^{(1)}$

EID7 EID6 EID5 EID4 EID3 EID2 EID1			R-x	R-x	R-x	R-x	R-x	R-x
	EID0	EID1	EID2	EID3	EID4	EID5	EID6	EID7
bit 7	bit 0							bit 7

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-0 EID7:EID0: Extended Identifier bits

$\label{eq:register23-31:BnEIDL: TX/RX BUFFER n EXTENDED IDENTIFIER REGISTERS, \\ LOW BYTE IN RECEIVE MODE [0 \le n \le 5, TXnEN (BSEL<n>) = 1]^{(1)}$

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID7 | EID6 | EID5 | EID4 | EID3 | EID2 | EID1 | EID0 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 EID7:EID0: Extended Identifier bits

Note 1: These registers are available in Mode 1 and 2 only.

REGISTER 23-32: BnDm: TX/RX BUFFER n DATA FIELD BYTE m REGISTERS IN RECEIVE MODE $[0 \le n \le 5, 0 \le m \le 7, TXnEN (BSEL<n>) = 0]^{(1)}$

| R-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| BnDm7 | BnDm6 | BnDm5 | BnDm4 | BnDm3 | BnDm2 | BnDm1 | BnDm0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 BnDm7:BnDm0: Receive Buffer n Data Field Byte m bits (where 0 ≤ n < 3 and 0 < m < 8)</th> Each receive buffer has an array of registers. For example, Receive Buffer 0 has 7 registers: B0D0 to B0D7.

Note 1: These registers are available in Mode 1 and 2 only.

REGISTER 23-33: BnDm: TX/RX BUFFER n DATA FIELD BYTE m REGISTERS IN TRANSMIT MODE $[0 \le n \le 5, 0 \le m \le 7, TXnEN (BSEL<n>) = 1]^{(1)}$

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| BnDm7 | BnDm6 | BnDm5 | BnDm4 | BnDm3 | BnDm2 | BnDm1 | BnDm0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0BnDm7:BnDm0: Transmit Buffer n Data Field Byte m bits (where 0 ≤ n < 3 and 0 < m < 8)</th>Each transmit buffer has an array of registers. For example, Transmit Buffer 0 has 7 registers: TXB0D0 to TXB0D7.

REGISTER 23-34: BnDLC: TX/RX BUFFER n DATA LENGTH CODE REGISTERS IN RECEIVE MODE $[0 \le n \le 5, TXnEN (BSEL \le n) = 0]^{(1)}$

U-0	R-x	R-x	R-x	R-x	R-x	R-x	R-x
—	RXRTR	RB1	RB0	DLC3	DLC2	DLC1	DLC0
bit 7							bit 0

Legend:								
R = Readable bit		W = Writable bit	U = Unimplemented bit,	, read as '0'				
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				
bit 7	Unimple	mented: Read as '0'						
bit 6	RXRTR:	Receiver Remote Transmiss	sion Request bit					
	1 = This i	is a remote transmission rec is not a remote transmission	luest					
bit 5	RB1: Res	served bit 1						
	Reserved	by CAN Spec and read as	ʻ0'.					
bit 4	RB0: Res	served bit 0						
	Reserved	by CAN Spec and read as	ʻ0'.					
bit 3-0	DLC3:DLC0: Data Length Code bits							
	1111 = Reserved							
	1110 = F	Reserved						
	1101 = F	Reserved						
	1100 = F							
	1011 = F							
	1010 = Reserved							
	1001 = Reserved							
	1000 = Data length = 8 bytes							
		0111 = Data length = 7 bytes 0110 = Data length = 6 bytes						
		U						
	0101 = Data length = 5 bytes 0100 = Data length = 4 bytes							
		Data length = 3 bytes						
		ata length = 2 bytes						
		Data length = 1 bytes						
		Data length = 0 bytes						

REGISTER 23-35: BnDLC: TX/RX BUFFER n DATA LENGTH CODE REGISTERS IN TRANSMIT MODE $[0 \le n \le 5, TXnEN (BSEL \le n) = 1]^{(1)}$

U-0	R/W-x	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x		
_	TXRTR	—	—	DLC3	DLC2	DLC1	DLC0		
bit 7							bit 0		
Legend:									
R = Readal	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'			
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown		
bit 7	Unimplemen	ted: Read as ')'						
bit 6	TXRTR: Trans	smitter Remote	Transmission	n Request bit					
		ed message wi							
	0 = Transmitte	ed message wi	ll have RTR b	it cleared					
bit 5-4	Unimplemen	ted: Read as ')'						
bit 3-0	DLC3:DLC0:	Data Length C	ode bits						
	1111-1001 =	Reserved							
		length = 8 byte							
		length = 7 byte							
		length = 6 byte							
		length = 5 byte length = 4 byte							
		length = 3 byte							
		length = 2 byte							
		length = 1 byte							
	0000 = Data length = 0 bytes								

Note 1: These registers are available in Mode 1 and 2 only.

REGISTER 23-36: BSEL0: BUFFER SELECT REGISTER 0⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
B5TXEN	B4TXEN	B3TXEN	B2TXEN	B1TXEN	B0TXEN	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-2 B5TXEN:B0TXEN: Buffer 5 to Buffer 0 Transmit Enable bit

- 1 = Buffer is configured in Transmit mode
- 0 = Buffer is configured in Receive mode
- bit 1-0 Unimplemented: Read as '0'

23.2.3.2 Message Acceptance Filters and Masks

This section describes the message acceptance filters and masks for the CAN receive buffers.

REGISTER 23-37: RXFnSIDH: RECEIVE ACCEPTANCE FILTER n STANDARD IDENTIFIER FILTER REGISTERS, HIGH BYTE [0 \le n \le 15]⁽¹⁾

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SID10 | SID9 | SID8 | SID7 | SID6 | SID5 | SID4 | SID3 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 SID10:SID3: Standard Identifier Filter bits (if EXIDEN = 0) Extended Identifier Filter bits EID28:EID21 (if EXIDEN = 1).

Note 1: Registers RXF6SIDH:RXF15SIDH are available in Mode 1 and 2 only.

REGISTER 23-38: RXFnSIDL: RECEIVE ACCEPTANCE FILTER n STANDARD IDENTIFIER FILTER REGISTERS, LOW BYTE [0 \le n \le 15]⁽¹⁾

R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0	—	EXIDEN ⁽²⁾	—	EID17	EID16
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-5	SID2:SID0: Standard Identifier Filter bits (if EXIDEN = 0)
	Extended Identifier Filter bits EID20:EID18 (if EXIDEN = 1).
bit 4	Unimplemented: Read as '0'
bit 3	EXIDEN: Extended Identifier Filter Enable bit ⁽²⁾
	1 = Filter will only accept extended ID messages
	0 = Filter will only accept standard ID messages
bit 2	Unimplemented: Read as '0'
bit 1-0	EID17:EID16: Extended Identifier Filter bits

- **Note 1:** Registers RXF6SIDL:RXF15SIDL are available in Mode 1 and 2 only.
 - 2: In Mode 0, this bit must be set/cleared as required, irrespective of corresponding mask register value.

REGISTER 23-39: RXFnEIDH: RECEIVE ACCEPTANCE FILTER n EXTENDED IDENTIFIER REGISTERS, HIGH BYTE $[0 \le n \le 15]^{(1)}$

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8		
bit 7 bit 0									
Legend:									
R = Readable bit W = Writ		W = Writable	e bit U = Unimple		lemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			

bit 7-0 EID15:EID8: Extended Identifier Filter bits

Note 1: Registers RXF6EIDH:RXF15EIDH are available in Mode 1 and 2 only.

REGISTER 23-40: RXFnEIDL: RECEIVE ACCEPTANCE FILTER n EXTENDED IDENTIFIER REGISTERS, LOW BYTE [0 \le n \le 15]^{(1)}

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID7 | EID6 | EID5 | EID4 | EID3 | EID2 | EID1 | EID0 |
| bit 7 | | | | | | | bit 0 |

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-0 EID7:EID0: Extended Identifier Filter bits

Note 1: Registers RXF6EIDL:RXF15EIDL are available in Mode 1 and 2 only.

REGISTER 23-41: RXMnSIDH: RECEIVE ACCEPTANCE MASK n STANDARD IDENTIFIER MASK REGISTERS, HIGH BYTE [0 \leq n \leq 1]

R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3		
bit 7 bit 0									
Legend:									
R = Readable bit W = Writable b				U = Unimplemented bit, read as '0'					
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'			

bit 7-0 SID10:SID3: Standard Identifier Mask bits or Extended Identifier Mask bits EID28:EID21

REGISTER 23-42: RXMnSIDL: RECEIVE ACCEPTANCE MASK n STANDARD IDENTIFIER MASK REGISTERS, LOW BYTE [0 \leq n \leq 1]

R/W-x	R/W-x	R/W-x	U-0	R/W-0	U-0	R/W-x	R/W-x
SID2	SID1	SID0	—	EXIDEN ⁽¹⁾		EID17	EID16
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	/ritable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 7-5	SID2:SID0: Standard Identifier Mask bits or Extended Identifier Mask bits EID20:EID18
bit 4	Unimplemented: Read as '0'

bit 3	Mode 0:
	Unimplemented: Read as '0'
	<u>Mode 1, 2</u> :
	EXIDEN: Extended Identifier Filter Enable Mask bit ⁽¹⁾
	 1 = Messages selected by the EXIDEN bit in RXFnSIDL will be accepted 0 = Both standard and extended identifier messages will be accepted
bit 2	Unimplemented: Read as '0'
bit 1-0	EID17:EID16: Extended Identifier Mask bits

Note 1: This bit is available in Mode 1 and 2 only.

REGISTER 23-43: RXMnEIDH: RECEIVE ACCEPTANCE MASK n EXTENDED IDENTIFIER MASK REGISTERS, HIGH BYTE [0 \leq n \leq 1]

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID15 | EID14 | EID13 | EID12 | EID11 | EID10 | EID9 | EID8 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 EID15:EID8: Extended Identifier Mask bits

REGISTER 23-44: RXMnEIDL: RECEIVE ACCEPTANCE MASK n EXTENDED IDENTIFIER MASK REGISTERS, LOW BYTE [0 \leq n \leq 1]

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID7 | EID6 | EID5 | EID4 | EID3 | EID2 | EID1 | EID0 |
| bit 7 | | | | | | | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 EID7:EID0: Extended Identifier Mask bits

RXFCON0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
KAFCONU	RXF7EN	RXF6EN	RXF5EN	RXF4EN	RXF3EN	RXF2EN	RXF1EN	RXF0EN
RXFCON1	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
KAFCONT	RXF15EN	RXF14EN	RXF13EN	RXF12EN	RXF11EN	RXF10EN	RXF9EN	RXF8EN
	bit 7							bit 0
Legend:			C = Clearabl	e bit				
R = Readable bit		W = Writable bit		U = Unimple	emented bit, read as '0'			
-n = Value at POR		'1' = Bit is set		'0' = Bit is c	Bit is cleared x =		= Bit is unknown	

REGISTER 23-45: RXFCONn: RECEIVE FILTER CONTROL REGISTER n $[0 \le n \le 1]^{(1)}$

bit 7-0 **RXFnEN:** Receive Filter n Enable bits

0 = Filter is disabled

1 = Filter is enabled

Note 1: This register is available in Mode 1 and 2 only.

Note: Register 23-46 through Register 23-51 are writable in Configuration mode only.

REGISTER 23-46: SDFLC: STANDARD DATA BYTES FILTER LENGTH COUNT REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	FLC4	FLC3	FLC2	FLC1	FLC0
bit 7							bit 0

Legend:								
R = Readal	ole bit W =	Writable bit	U = Unimplemented bit,	read as '0'				
			-					
-n = Value a	at POR '1' =	Bit is set	'0' = Bit is cleared	x = Bit is unknown				
bit 7-5	Unimplemented: F	ead as '0'						
bit 4-0	FLC4:FLC0: Filter	ength Count bits						
	Mode 0:	-						
	Not used; forced to	'00000'.						
	00000-10010 = 0	depends on	18 bits are available for standard data byte filter. Actual number of bits used depends on DLC3:DLC0 bits (RXBnDLC<3:0> or BnDLC<3:0> if configured as RX buffer) of message being received.					
	If DLC3:DLC0 = 00		e compared with incoming da	ta bits.				
		01 Up to 8 data	a bits of RXFnEID<7:0>, as d	etermined by FLC2:FLC0, will be er of data bits of the incoming				
	If DLC3:DLC0 = 00	•		determined by FLC3:FLC0, will be er of data bits of the incoming				
	If DLC3:DLC0 = 00	11 Up to 18 dat		determined by FLC4:FLC0, will be er of data bits of the incoming				

RXFBCON0 RW-0 RW-1 F0BP_2 F0BP_2 F0BP_1 F0BP_0 RXFBCON1 RW-0 RW-0 RW-0 RW-0 RW-0 RW-1 RW-0 RW-0 RW-1 F3BP_2 F3BP_1 F3BP_0 F2BP_3 F2BP_2 F2BP_1 F2BP_0 RXFBCON2 RW-0 F3BP_1 F3BP_1 F3BP_1 F3BP_1 <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th>									
F1BP_3 F1BP_2 F1BP_1 F1BP_0 F0BP_3 F0BP_2 F0BP_1 F0BP_0 RXFBCON1 R/W-0 R/W-1 R/W-0 R/W-0 R/W-1 R/W-0 R/W-0 R/W-1 F2BP_3 F2BP_2 F2BP_1 F2BP_2 F2BP_1 F2BP_1 F2BP_0 RXFBCON2 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-1 R/W-0 R/W-0 R/W-1 F4BP_3 F4BP_2 F4BP_1 F4BP_0 RXFBCON3 R/W-0 R/W-0<		R/W-0							
RXFBCON1 F3BP_3 F3BP_2 F3BP_1 F3BP_0 F2BP_3 F2BP_2 F2BP_1 F2BP_0 RXFBCON2 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-1 R/W-0 R/W-0 R/W-1 R/W-0 R/W-0 R/W-1 F3BP_2 F4BP_3 F4BP_2 F4BP_1 F4BP_0 RXFBCON3 R/W-0 R/W-0 <th>KAFBCUNU</th> <td>F1BP_3</td> <td>F1BP_2</td> <td>F1BP_1</td> <td>F1BP_0</td> <td>F0BP_3</td> <td>F0BP_2</td> <td>F0BP_1</td> <td>F0BP_0</td>	KAFBCUNU	F1BP_3	F1BP_2	F1BP_1	F1BP_0	F0BP_3	F0BP_2	F0BP_1	F0BP_0
RXFBCON1 F3BP_3 F3BP_2 F3BP_1 F3BP_0 F2BP_3 F2BP_2 F2BP_1 F2BP_0 RXFBCON2 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-1 R/W-0 R/W-0 R/W-1 R/W-0 R/W-0 R/W-1 F3BP_2 F4BP_3 F4BP_2 F4BP_1 F4BP_0 RXFBCON3 R/W-0 R/W-0 <th></th> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>									
F3BP_3 F3BP_2 F3BP_1 F3BP_0 F2BP_3 F2BP_2 F2BP_1 F2BP_0 RXFBCON2 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-1 R/W-0 R/W-0 R/W-1 R/W-0 R/W-0 R/W-1 F4BP_3 F4BP_2 F4BP_1 F4BP_0 RXFBCON3 R/W-0	DYERCON1	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-1
RXFBCON2 F5BP_3 F5BP_2 F5BP_1 F5BP_0 F4BP_3 F4BP_2 F4BP_1 F4BP_0 RXFBCON3 R/W-0		F3BP_3	F3BP_2	F3BP_1	F3BP_0	F2BP_3	F2BP_2	F2BP_1	F2BP_0
RXFBCON2 F5BP_3 F5BP_2 F5BP_1 F5BP_0 F4BP_3 F4BP_2 F4BP_1 F4BP_0 RXFBCON3 R/W-0									
F5BP_3 F5BP_2 F5BP_1 F5BP_0 F4BP_3 F4BP_2 F4BP_1 F4BP_0 RXFBCON3 R/W-0	PYERCON?	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-1
RXFBCON3 F7BP_3 F7BP_2 F7BP_1 F7BP_0 F6BP_3 F6BP_2 F6BP_1 F6BP_0 RXFBCON4 R/W-0		F5BP_3	F5BP_2	F5BP_1	F5BP_0	F4BP_3	F4BP_2	F4BP_1	F4BP_0
RXFBCON3 F7BP_3 F7BP_2 F7BP_1 F7BP_0 F6BP_3 F6BP_2 F6BP_1 F6BP_0 RXFBCON4 R/W-0									
F7BP_3 F7BP_2 F7BP_1 F7BP_0 F6BP_3 F6BP_2 F6BP_1 F6BP_0 RXFBCON4 R/W-0	RYEBCON3	R/W-0							
RXFBCON4 F9BP_3 F9BP_2 F9BP_1 F9BP_0 F8BP_3 F8BP_2 F8BP_0 RXFBCON5 R/W-0		F7BP_3	F7BP_2	F7BP_1	F7BP_0	F6BP_3	F6BP_2	F6BP_1	F6BP_0
RXFBCON4 F9BP_3 F9BP_2 F9BP_1 F9BP_0 F8BP_3 F8BP_2 F8BP_0 RXFBCON5 R/W-0									
F9BP_3 F9BP_2 F9BP_1 F9BP_0 F8BP_3 F8BP_2 F8BP_1 F8BP_0 RXFBCON5 R/W-0	RYEBCON4	R/W-0							
RXFBCON5 F11BP_3 F11BP_2 F11BP_1 F11BP_0 F10BP_3 F10BP_2 F10BP_1 F10BP_0 RXFBCON6 R/W-0 R/W-		F9BP_3	F9BP_2	F9BP_1	F9BP_0	F8BP_3	F8BP_2	F8BP_1	F8BP_0
RXFBCON5 F11BP_3 F11BP_2 F11BP_1 F11BP_0 F10BP_3 F10BP_2 F10BP_1 F10BP_0 RXFBCON6 R/W-0 R/W-									
RXFBCON6 R/W-0	RYFRCONS	R/W-0	R/W-0	R/W-0	R/W-0		R/W-0	R/W-0	R/W-0
RXFBCON6 F13BP_3 F13BP_2 F13BP_1 F13BP_0 F12BP_3 F12BP_2 F12BP_1 F12BP_0 RXFBCON7 R/W-0 R/W-		F11BP_3	F11BP_2	F11BP_1	F11BP_0	F10BP_3	F10BP_2	F10BP_1	F10BP_0
RXFBCON6 F13BP_3 F13BP_2 F13BP_1 F13BP_0 F12BP_3 F12BP_2 F12BP_1 F12BP_0 RXFBCON7 R/W-0 R/W-		1							
RXFBCON7 R/W-0	RXFRCONG	R/W-0							
F15BP_3 F15BP_2 F15BP_1 F15BP_0 F14BP_3 F14BP_2 F14BP_1 F14BP_0		F13BP_3	F13BP_2	F13BP_1	F13BP_0	F12BP_3	F12BP_2	F12BP_1	F12BP_0
F15BP_3 F15BP_2 F15BP_1 F15BP_0 F14BP_3 F14BP_2 F14BP_1 F14BP_0		ſ							
F15BP_3 F15BP_2 F15BP_1 F15BP_0 F14BP_3 F14BP_2 F14BP_1 F14BP_0	RXFBCON7	R/W-0							
bit 7 bit f		F15BP_3	F15BP_2	F15BP_1	F15BP_0	F14BP_3	F14BP_2	F14BP_1	F14BP_0
		bit 7							bit (

REGISTER 23-47: RXFBCONn: RECEIVE FILTER BUFFER CONTROL REGISTER n⁽¹⁾

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 FnBP_3:FnBP_0: Filter n Buffer Pointer Nibble bits 0000 = Filter n is associated with RXB0 0001 = Filter n is associated with RXB1 0010 = Filter n is associated with B0 0011 = Filter n is associated with B1 ... 0111 = Filter n is associated with B5 1111-1000 = Reserved

R/W-1	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0					
FIL3_0	FIL2_1	FIL2_0	FIL1_1	FIL1_0	FIL0_1	FIL0_0					
						bit 0					
e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'						
POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkr	nown					
FIL3_1:FIL3_	0: Filter 3 Sele	ect bits 1 and	0								
	11 = No mask										
•											
11 = No mask											
10 = Filter 15											
01 = Acceptance Mask 1											
•			•								
	-	ect bits 1 and	0								
	-										
00 = Acceptance Mask 0											
FIL0_1:FIL0_0: Filter 0 Select bits 1 and 0											
11 = No masł	ĸ										
10 = Filter 15											
01 = Accepta	nce Mask 1										
	FIL3_0 e bit POR FIL3_1:FIL3_ 11 = No mask 10 = Filter 15 01 = Accepta 00 = Accepta FIL2_1:FIL2_ 11 = No mask 10 = Filter 15 01 = Accepta 00 = Accepta FIL1_1:FIL1_ 11 = No mask 10 = Filter 15 01 = Accepta 00 = Accepta FIL1_1:FIL1_ 11 = No mask 10 = Filter 15 01 = Accepta 00 = Accepta FIL0_1:FIL0_ 11 = No mask 10 = Filter 15	FIL3_0 FIL2_1 e bit W = Writable : POR '1' = Bit is set FIL3_1:FIL3_0: Filter 3 Set 11 = No mask 10 = Filter 15 01 = Acceptance Mask 1 00 = Acceptance Mask 0 FIL2_1:FIL2_0: Filter 2 Set 11 = No mask 10 = Filter 15 01 = Acceptance Mask 1 00 = Acceptance Mask 1 01 = Filter 15 01 = Acceptance Mask 1 00 = Acceptance Mask 1 01 = Acceptance Mask 0 FIL0_1:FIL0_0: Filter 0 Set 11 = No mask	FIL3_0 FIL2_1 FIL2_0 e bit W = Writable bit POR '1' = Bit is set FIL3_1:FIL3_0: Filter 3 Select bits 1 and 11 = No mask 10 = Filter 15 01 = Acceptance Mask 1 00 = Acceptance Mask 0 FIL2_1:FIL2_0: Filter 2 Select bits 1 and 11 = No mask 10 = Filter 15 01 = Acceptance Mask 1 00 = Acceptance Mask 1 01 = No mask 10 = Filter 15 01 = Acceptance Mask 1 00 = Acceptance Mask 1 00 = Acceptance Mask 1 01 = Acceptance Mask 0 FIL0_1:FIL0_0: Filter 0 Select bits 1 and 11 = No mask 10 = Filter 15	FIL3_0 FIL2_1 FIL2_0 FIL1_1 e bit W = Writable bit U = Unimpler : POR '1' = Bit is set '0' = Bit is cle FIL3_1:FIL3_0: Filter 3 Select bits 1 and 0 11 = No mask 10 = Filter 15 01 = Acceptance Mask 1 00 = Acceptance Mask 0 FIL2_1:FIL2_0: Filter 2 Select bits 1 and 0 11 = No mask 10 = Filter 15 01 = Acceptance Mask 1 00 = Acceptance Mask 1 00 = Acceptance Mask 1 00 = Acceptance Mask 1 01 = No mask 10 = Filter 15 01 = Acceptance Mask 1 00 = Acceptance Mask 0 FIL1_1:FIL1_0: Filter 1 Select bits 1 and 0 11 = No mask 10 = Filter 15 01 = Acceptance Mask 1 00 = Acceptance Mask 1 00 = Acceptance Mask 1 01 = No mask 10 = Filter 15 01 = No mask 10 = Filter 15 01 = No mask 0 11 = No mask 0 12 = No mask 0 13 = No mask 0 14 = No mask 0 15 = Filter 15 1 and 0	FIL3_0 FIL2_1 FIL2_0 FIL1_1 FIL1_0 e bit W = Writable bit U = Unimplemented bit, read POR '1' = Bit is set '0' = Bit is cleared FIL3_1:FIL3_0: Filter 3 Select bits 1 and 0 11 = No mask 10 = Filter 15 01 = Acceptance Mask 1 00 = Acceptance Mask 0 FIL2_1:FIL2_0: Filter 2 Select bits 1 and 0 11 = No mask 10 = Filter 15 01 = Acceptance Mask 1 00 = Acceptance Mask 1 0 = Acceptance Mask 1 00 = Acceptance Mask 1 00 = Acceptance Mask 1 11 = No mask 10 = Filter 15 1 and 0 11 = No mask 10 = Filter 1 Select bits 1 and 0 11 = No mask 10 = Filter 15 01 = Acceptance Mask 1 00 = Acceptance Mask 1 00 = Acceptance Mask 1 00 = Acceptance Mask 1 00 = Acceptance Mask 1 11 = No mask 10 = Filter 15 1 and 0 11 = No mask 10 = Filter 15 1 and 0 11 = No mask 1 and 0 11 = No mask 10 = Filter 0 Select bits 1 and 0 11 = No mask 10 = Filter 15	FIL3_0 FIL2_1 FIL2_0 FIL1_1 FIL1_0 FIL0_1 e bit W = Writable bit U = Unimplemented bit, read as '0' ::POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown FIL3_1:FIL3_0: Filter 3 Select bits 1 and 0 11 = No mask 10 = Filter 15 01 = Acceptance Mask 1 00 = Acceptance Mask 0 FIL2_1:FIL2_0: Filter 2 Select bits 1 and 0 11 = No mask 10 = Filter 15 01 = Acceptance Mask 1 00 = Acceptance Mask 0 FIL1_1:FIL1_0: Filter 1 Select bits 1 and 0 11 = No mask 10 = Filter 15 01 = Acceptance Mask 1 00 = Acceptance Mask 1 01 = Acceptance Mask 1 02 = Acceptance Mask 1 03 = Acceptance Mask 1 04 = Filter 15 05 = Acceptance Mask 1 06 = Acceptance Mask 1 07 = Acceptance Mask 1 08 = Acceptance Mask 1 09 = Acceptance Mask 1 01 = No mask 01 = No mask 01 = No mask 01 = No mask 01 = No mask					

REGISTER 23-48: MSEL0: MASK SELECT REGISTER 0⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1	
FIL7_1	FIL7_0	FIL6_1	FIL6_0	FIL5_1	FIL5_0	FIL4_1	FIL4_0	
bit 7							bit 0	
Legend:								
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0								
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 7-6	11 = No mask 10 = Filter 15 01 = Accepta 00 = Accepta	nce Mask 1 nce Mask 0						
bit 5-4	FIL6_1:FIL6_0: Filter 6 Select bits 1 and 0 11 = No mask 10 = Filter 15 01 = Acceptance Mask 1 00 = Acceptance Mask 0							
bit 3-2	·							
bit 1-0	FIL4_1:FIL4_ 11 = No mask 10 = Filter 15 01 = Accepta 00 = Accepta	nce Mask 1	ct bits 1 and (0				

REGISTER 23-49: MSEL1: MASK SELECT REGISTER 1⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FIL11_1	FIL11_0	FIL10_1	FIL10_0	FIL9_1	FIL9_0	FIL8_1	FIL8_0
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7-6 bit 5-4	11 = No masł 10 = Filter 15 01 = Accepta 00 = Accepta	nce Mask 1 nce Mask 0 0_0: Filter 10					
bit 3-2	11 = No mas 10 = Filter 15	nce Mask 0 0: Filter 9 Sele <	ect bits 1 and	0			
bit 1-0	01 = Accepta 00 = Accepta FIL8_1:FIL8_ 11 = No mask 10 = Filter 15 01 = Accepta 00 = Accepta	nce Mask 0 0: Filter 8 Sele < nce Mask 1	ect bits 1 and (0			

REGISTER 23-50: MSEL2: MASK SELECT REGISTER 2⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FIL15_1	FIL15_0	FIL14_1	FIL14_0	FIL13_1	FIL13_0	FIL12_1	FIL12_0
bit 7			·	• 		• 	bit C
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 7-6 bit 5-4	11 = No masl 10 = Filter 15 01 = Accepta 00 = Accepta FIL14_1:FIL1 11 = No masl 10 = Filter 15 01 = Accepta 00 = Accepta	nce Mask 1 nce Mask 0 I 4_0: Filter 14 k nce Mask 1 nce Mask 0	Select bits 1 a	nd 0			
bit 3-2	FIL13_1:FIL1 11 = No mask 10 = Filter 15 01 = Accepta 00 = Accepta	nce Mask 1	Select bits 1 a	nd 0			
bit 1-0	FIL12_1:FIL1 11 = No masl 10 = Filter 15 01 = Accepta 00 = Accepta	nce Mask 1	Select bits 1 a	nd 0			

REGISTER 23-51: MSEL3: MASK SELECT REGISTER 3⁽¹⁾

23.2.4 CAN BAUD RATE REGISTERS

This section describes the CAN Baud Rate registers.

Note:	These	registers	are	writable	in
	Configu	ration mode	only.		

REGISTER 23-52: BRGCON1: BAUD RATE CONTROL REGISTER 1

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SJW1 | SJW0 | BRP5 | BRP4 | BRP3 | BRP2 | BRP1 | BRP0 |
| bit 7 | | | | | | | bit 0 |

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	SJW1:SJW0: Synchronized Jump Width bits
	11 = Synchronization jump width time = 4 x Tq
	10 = Synchronization jump width time = 3 x TQ
	01 = Synchronization jump width time = $2 \times TQ$
	00 = Synchronization jump width time = $1 \times TQ$
bit 5-0	BRP5:BRP0: Baud Rate Prescaler bits
	111111 = Tq = (2 x 64)/Fosc
	111110 = Tq = (2 x 63)/Fosc
	:
	:
	000001 = Tq = (2 x 2)/Fosc
	000000 = Tq = (2 x 1)/Fosc

REGISTER 23-53: BRGCON2: BAUD RATE CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
SEG2PHTS	SAM	SEG1PH2	SEG1PH1	SEG1PH0	PRSEG2	PRSEG1	PRSEG0		
bit 7							bit 0		
Legend:									
R = Readable		W = Writable		•	nented bit, read				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
bit 7	SEG2PHTS.	Phase Segmer	nt 2 Time Sele	ect hit					
bit i	1 = Freely pro	•							
	• •	•	nformation Pr	ocessing Time	(IPT), whichev	er is greater			
bit 6	SAM: Sample	e of the CAN bu	us Line bit						
	1 = Bus line is	s sampled three	e times prior t	o the sample p	oint				
	0 = Bus line is	s sampled once	e at the sampl	e point					
bit 5-3	SEG1PH2:SEG1PH0: Phase Segment 1 bits								
		Segment 1 tim							
		Segment 1 tim Segment 1 tim							
		Segment 1 tim							
		Segment 1 tim							
		010 = Phase Segment 1 time = 3 x TQ							
		Segment 1 tim							
h it 0 0		Segment 1 tim		la at hita					
bit 2-0	PRSEG2:PRSEG0: Propagation Time Select bits 111 = Propagation time = 8 x TQ								
		pation time = 7							
		pation time = 6							
		jation time = 5							
		pation time = 4							
		pation time = 3							
	001 = Propag 000 = Propag	pation time = 2	XIQ						

R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
WAKDIS	WAKFIL	—	_	—	SEG2PH2 ⁽¹⁾	SEG2PH1 ⁽¹⁾	SEG2PH0 ⁽¹⁾
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 7	WAKDIS: Wa	ake-up Disable I	bit				
	1 = Disable C	CAN bus activity	wake-up fea	ture			
	0 = Enable C	AN bus activity	wake-up feat	ture			
bit 6	WAKFIL: Sel	ects CAN bus L	ine Filter for	Wake-up bit			
		l bus line filter fo					
	0 = CAN bus	line filter is not	used for wak	e-up			
bit 5-3	Unimplemen	ited: Read as ')'				
bit 2-0	SEG2PH2:SE	EG2PH0: Phase	e Segment 2	Time Select bi	ts ⁽¹⁾		
		Segment 2 time					
		Segment 2 time					
		Segment 2 time					
		Segment 2 time Segment 2 time					
		Segment 2 time					
		Segment 2 time					
	000 = Phase	Segment 2 time	e = 1 x TQ				

REGISTER 23-54: BRGCON3: BAUD RATE CONTROL REGISTER 3

Note 1: Ignored if SEG2PHTS bit (BRGCON2<7>) is '0'.

23.2.5 CAN MODULE I/O CONTROL REGISTER

This register controls the operation of the CAN module's I/O pins in relation to the rest of the microcontroller.

REGISTER 23-55: CIOCON: CAN I/O CONTROL REGISTER

U-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—	—	ENDRHI ⁽¹⁾	CANCAP	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-6	Unimplemented: Read as '0'
bit 5	ENDRHI: Enable Drive High bit ⁽¹⁾
	 1 = CANTX pin will drive VDD when recessive 0 = CANTX pin will be tri-state when recessive
bit 4	CANCAP: CAN Message Receive Capture Enable bit
	 1 = Enable CAN capture, CAN message receive signal replaces input on RC2/CCP1 0 = Disable CAN capture, RC2/CCP1 input to CCP1 module
bit 3-0	Unimplemented: Read as '0'

Note 1: Always set this bit when using differential bus to avoid signal crosstalk in CANTX from other nearby pins.

23.2.6 CAN INTERRUPT REGISTERS

Register 23-56 through Register 23-58 in this section are the same as described in **Section 9.0 "Interrupts"**. They are duplicated here for convenience.

REGISTER 23-56: PIR3: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 3

Mode 0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	IRXIF	WAKIF	ERRIF	TXB2IF	TXB1IF ⁽¹⁾	TXB0IF ⁽¹⁾	RXB1IF	RXB0IF
Mode 1,2	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	IRXIF	WAKIF	ERRIF	TXBnIF	TXB1IF ⁽¹⁾	TXB0IF ⁽¹⁾	RXBnIF	FIFOWMIF
	bit 7							bit C
Legend:								
R = Readab	ole bit		W = Writable	e bit	•	emented bit, r	ead as '0'	
-n = Value a	at POR		'1' = Bit is se	et	'0' = Bit is c	leared	x = Bit is un	known
bit 7	1 = An invali		ived Message as occurred on CAN bus					
bit 6	WAKIF: CAL	•	Wake-up Int	errupt Flag I	bit			
bit 5	ERRIF: CAN 1 = An error	l bus Error In	terrupt Flag b d in the CAN		Itiple sources)		
bit 4	TXB2IF: CA 1 = Transm 0 = Transm <u>When CAN i</u> TXBnIF: An 1 = One or	it Buffer 2 has it Buffer 2 has <u>is in Mode 1 d</u> y Transmit Bu more transmi	s not complet <u>or 2:</u> uffer Interrupt	ransmission ed transmis Flag bit e completed	sion of a mes	e and may be sage of a message		reloaded
bit 3	1 = Transmit	t Buffer 1 has		ansmission		e and may be sage	reloaded	
bit 2	TXB0IF: CA	N Transmit B t Buffer 0 has	Suffer 0 Interru	upt Flag bit ⁽¹ ansmission)	e and may be	reloaded	
bit 1	When CAN is RXB1IF: CA 1 = Receive 0 = Receive When CAN is RXBnIF: And 1 = One or provided the constant of the const	is in Mode 0: N Receive B Buffer 1 has Buffer 1 has is in Mode 1 of y Receive Bu nore receive	uffer 1 Interru received a ne not received	ipt Flag bit ew message a new mess Flag bit eceived a ne	e sage ew message			
bit 0	When CAN is RXB0IF: CA 1 = Receive 0 = Receive When CAN is Unimpleme	is in Mode 0: N Receive B Buffer 0 has	uffer 0 Interru received a ne not received	ipt Flag bit ew message	9			

Note 1: In CAN Mode 1 and 2, these bits are forced to '0'.

Mode 0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	IRXIE	WAKIE	ERRIE	TXB2IE	TXB1IE ⁽¹⁾	TXB0IE ⁽¹⁾	RXB1IE	RXB0IE
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
Mode 1	IRXIE	WAKIE	ERRIE	TXBnIE	TXB1IE ⁽¹⁾	TXB0IE ⁽¹⁾	RXBnIE	FIFOWMIE
	bit 7							bit
Legend: R = Reada	ablo bit		W = Writabl	o hit	II – Unimplo	mented bit, r	ood oo '0'	
-n = Value			'1' = Bit is s		'0' = Bit is cl		x = Bit is un	known
				51	U Dit io of			
bit 7	1 = Enable i	nvalid messa	ived Message age received i age received	nterrupt	nable bit			
bit 6	WAKIE: CA	N bus Activity	y Wake-up Int vake-up interro vake-up interro	errupt Enab upt	le bit			
bit 5	1 = Enable (N bus Error Ir CAN bus erro CAN bus erro		le bit				
bit 4	TXB2IE: CA	Transmit Buff	Buffer 2 Interro er 2 interrupt fer 2 interrupt	•	Dit			
	TXBnIE: CA	transmit buffe	Buffer Interrup	dividual inte	it rrupt is enable	ed by TXBIE a	and BIE0	
bit 3	1 = Enable	Transmit Buff	Buffer 1 Interr er 1 interrupt fer 1 interrupt		bit ⁽¹⁾			
bit 2	TXB0IE: CA	N Transmit E	Buffer 0 Interr	upt Enable b	oit ⁽¹⁾			
			er 0 interrupt fer 0 interrupt					
bit 1	When CAN RXB1IE: CA 1 = Enable I	<u>is in Mode 0:</u> AN Receive B Receive Buffe	Buffer 1 Interru		it			
	RXBnIE: CA	receive buffer	Buffer Interrup	lividual inter	t rupt is enable	d by BIE0		
bit 0	RXB0IE: CA 1 = Enable I 0 = Disable When CAN	Receive Buffe	Buffer 0 Interru er 0 interrupt er 0 interrupt	upt Enable b	it			
	FIFOWMIE: 1 = Enable I	FIFO waterm	mark Interrupt	t Enable bit				

REGISTER 23-57: PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3

Note 1: In CAN Mode 1 and 2, these bits are forced to '0'.

Mode 0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
Mode U	IRXIP	WAKIP	ERRIP	TXB2IP	TXB1IP ⁽¹⁾	TXB0IP ⁽¹⁾	RXB1IP	RXB0IP
						— — — — — — — — — —	—	
Mode 1,2	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	IRXIP	WAKIP	ERRIP	TXBnIP	TXB1IP ⁽¹⁾	TXB0IP ⁽¹⁾	RXBnIP	FIFOWMIP
	bit 7							bit
Legend:								
R = Reada	ble bit		W = Writabl	e bit	U = Unimple	emented bit, r	ead as '0'	
-n = Value	at POR		'1' = Bit is s	et	ʻ0' = Bit is cl	eared	x = Bit is un	known
bit 7	IRXIP: CAN 1 = High pri 0 = Low prio		ived Messag	e Interrupt P	riority bit			
bit 6	WAKIP: CA 1 = High pri- 0 = Low pric		Wake-up In	terrupt Priori	ty bit			
bit 5	ERRIP: CAI 1 = High pri- 0 = Low pric		terrupt Priori	ty bit				
bit 4	TXB2IP: CA 1 = High prid 0 = Low prid When CAN	ority <u>is in Mode 1 (</u> AN Transmit E ority	or 2:					
bit 3	TXB1IP: CA 1 = High pri 0 = Low price	•	uffer 1 Interr	upt Priority t	bit ⁽¹⁾			
bit 2	TXB0IP: CA 1 = High pri- 0 = Low pric		uffer 0 Interr	upt Priority t	_{Dit} (1)			
bit 1	When CAN RXB1IP: CA 1 = High prid 0 = Low prid When CAN	is in Mode 0: AN Receive B ority ority is in Mode 1 of AN Receive B ority	or 2:					
bit 0	When CAN RXB0IP: CA 1 = High prio 0 = Low prio When CAN Unimpleme When CAN	is in Mode 0: AN Receive B ority is in Mode 1: ented: Read a is in Mode 2: FIFO Waterr ority	IS '0'		it			

REGISTER 23-58: IPR3: PERIPHERAL INTERRUPT PRIORITY REGISTER 3

Note 1: In CAN Mode 1 and 2, these bits are forced to '0'.

REGISTER 23-59: TXBIE: TRANSMIT BUFFERS INTERRUPT ENABLE REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0
—	—	—	TXB2IE ⁽²⁾	TXB1IE ⁽²⁾	TXB0IE ⁽²⁾		—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5	Unimplemented: Read as '0'
bit 4-2	TXB2IE:TXB0IE: Transmit Buffer 2-0 Interrupt Enable bit ⁽²⁾
	1 = Transmit buffer interrupt is enabled
	0 = Transmit buffer interrupt is disabled
bit 1-0	Unimplemented: Read as '0'

Note 1: This register is available in Mode 1 and 2 only.

2: TXBnIE in PIE3 register must be set to get an interrupt.

REGISTER 23-60: BIE0: BUFFER INTERRUPT ENABLE REGISTER 0⁽¹⁾

R/W-0	R/W-0						
B5IE ⁽²⁾	B4IE ⁽²⁾	B3IE ⁽²⁾	B2IE ⁽²⁾	B1IE ⁽²⁾	B0IE ⁽²⁾	RXB1IE ⁽²⁾	RXB0IE ⁽²⁾
bit 7			•				bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-2 B5IE:B0IE: Programmable Transmit/Receive Buffer 5-0 Interrupt Enable bit⁽²⁾ 1 = Interrupt is enabled 0 = Interrupt is disabled bit 1-0 RXB1IE:RXB0IE: Dedicated Receive Buffer 1-0 Interrupt Enable bit⁽²⁾ 1 = Interrupt is enabled 0 = Interrupt is disabled

Note 1: This register is available in Mode 1 and 2 only.

2: Either TXBnIE or RXBnIE in PIE3 register must be set to get an interrupt.

TABLE 23-1: CAN CONTROLLER REGISTER MAP

Address ⁽¹⁾	Name	Address	Name	Address	Name	Address	Name
F7Fh	SPBRGH ⁽³⁾	F5Fh	CANCON_RO0	F3Fh	CANCON_RO2	F1Fh	RXM1EIDL
F7Eh	BAUDCON ⁽³⁾	F5Eh	CANSTAT_RO0	F3Eh	CANSTAT_RO2	F1Eh	RXM1EIDH
F7Dh	(4)	F5Dh	RXB1D7	F3Dh	TXB1D7	F1Dh	RXM1SIDL
F7Ch	(4)	F5Ch	RXB1D6	F3Ch	TXB1D6	F1Ch	RXM1SIDH
F7Bh	(4)	F5Bh	RXB1D5	F3Bh	TXB1D5	F1Bh	RXM0EIDL
F7Ah	(4)	F5Ah	RXB1D4	F3Ah	TXB1D4	F1Ah	RXM0EIDH
F79h	ECCP1DEL ⁽³⁾	F59h	RXB1D3	F39h	TXB1D3	F19h	RXM0SIDL
F78h	(4)	F58h	RXB1D2	F38h	TXB1D2	F18h	RXM0SIDH
F77h	ECANCON	F57h	RXB1D1	F37h	TXB1D1	F17h	RXF5EIDL
F76h	TXERRCNT	F56h	RXB1D0	F36h	TXB1D0	F16h	RXF5EIDH
F75h	RXERRCNT	F55h	RXB1DLC	F35h	TXB1DLC	F15h	RXF5SIDL
F74h	COMSTAT	F54h	RXB1EIDL	F34h	TXB1EIDL	F14h	RXF5SIDH
F73h	CIOCON	F53h	RXB1EIDH	F33h	TXB1EIDH	F13h	RXF4EIDL
F72h	BRGCON3	F52h	RXB1SIDL	F32h	TXB1SIDL	F12h	RXF4EIDH
F71h	BRGCON2	F51h	RXB1SIDH	F31h	TXB1SIDH	F11h	RXF4SIDL
F70h	BRGCON1	F50h	RXB1CON	F30h	TXB1CON	F10h	RXF4SIDH
F6Fh	CANCON	F4Fh	CANCON_RO1 ⁽²⁾	F2Fh	CANCON_RO3 ⁽²⁾	F0Fh	RXF3EIDL
F6Eh	CANSTAT	F4Eh	CANSTAT_RO1 ⁽²⁾	F2Eh	CANSTAT_RO3 ⁽²⁾	F0Eh	RXF3EIDH
F6Dh	RXB0D7	F4Dh	TXB0D7	F2Dh	TXB2D7	F0Dh	RXF3SIDL
F6Ch	RXB0D6	F4Ch	TXB0D6	F2Ch	TXB2D6	F0Ch	RXF3SIDH
F6Bh	RXB0D5	F4Bh	TXB0D5	F2Bh	TXB2D5	F0Bh	RXF2EIDL
F6Ah	RXB0D4	F4Ah	TXB0D4	F2Ah	TXB2D4	F0Ah	RXF2EIDH
F69h	RXB0D3	F49h	TXB0D3	F29h	TXB2D3	F09h	RXF2SIDL
F68h	RXB0D2	F48h	TXB0D2	F28h	TXB2D2	F08h	RXF2SIDH
F67h	RXB0D1	F47h	TXB0D1	F27h	TXB2D1	F07h	RXF1EIDL
F66h	RXB0D0	F46h	TXB0D0	F26h	TXB2D0	F06h	RXF1EIDH
F65h	RXB0DLC	F45h	TXB0DLC	F25h	TXB2DLC	F05h	RXF1SIDL
F64h	RXB0EIDL	F44h	TXB0EIDL	F24h	TXB2EIDL	F04h	RXF1SIDH
F63h	RXB0EIDH	F43h	TXB0EIDH	F23h	TXB2EIDH	F03h	RXF0EIDL
F62h	RXB0SIDL	F42h	TXB0SIDL	F22h	TXB2SIDL	F02h	RXF0EIDH
F61h	RXB0SIDH	F41h	TXB0SIDH	F21h	TXB2SIDH	F01h	RXF0SIDL
F60h	RXB0CON	F40h	TXB0CON	F20h	TXB2CON	F00h	RXF0SIDH

Note 1: Shaded registers are available in Access Bank low area, while the rest are available in Bank 15.

2: CANSTAT register is repeated in these locations to simplify application firmware. Unique names are given for each instance of the controller register due to the Microchip header file requirement.

3: These registers are not CAN registers.

4: Unimplemented registers are read as '0'.

Address ⁽¹⁾	Name	Address	Name	Address	Name	Address	Name
EFFh	(4)	EDFh	(4)	EBFh	(4)	E9Fh	(4)
EFEh	(4)	EDEh	(4)	EBEh	(4)	E9Eh	(4)
EFDh	(4)	EDDh	(4)	EBDh	(4)	E9Dh	(4)
EFCh	(4)	EDCh	(4)	EBCh	(4)	E9Ch	(4)
EFBh	(4)	EDBh	(4)	EBBh	(4)	E9Bh	(4)
EFAh	(4)	EDAh	(4)	EBAh	(4)	E9Ah	(4)
EF9h	(4)	ED9h	(4)	EB9h	(4)	E99h	(4)
EF8h	(4)	ED8h	(4)	EB8h	(4)	E98h	(4)
EF7h	(4)	ED7h	(4)	EB7h	(4)	E97h	(4)
EF6h	(4)	ED6h	(4)	EB6h	(4)	E96h	(4)
EF5h	(4)	ED5h	(4)	EB5h	(4)	E95h	(4)
EF4h	(4)	ED4h	(4)	EB4h	(4)	E94h	(4)
EF3h	(4)	ED3h	(4)	EB3h	(4)	E93h	(4)
EF2h	(4)	ED2h	(4)	EB2h	(4)	E92h	(4)
EF1h	(4)	ED1h	(4)	EB1h	(4)	E91h	(4)
EF0h	(4)	ED0h	(4)	EB0h	(4)	E90h	(4)
EEFh	(4)	ECFh	(4)	EAFh	(4)	E8Fh	(4)
EEEh	(4)	ECEh	(4)	EAEh	(4)	E8Eh	(4)
EEDh	(4)	ECDh	(4)	EADh	(4)	E8Dh	(4)
EECh	(4)	ECCh	(4)	EACh	(4)	E8Ch	(4)
EEBh	(4)	ECBh	(4)	EABh	(4)	E8Bh	(4)
EEAh	(4)	ECAh	(4)	EAAh	(4)	E8Ah	(4)
EE9h	(4)	EC9h	(4)	EA9h	(4)	E89h	(4)
EE8h	(4)	EC8h	(4)	EA8h	(4)	E88h	(4)
EE7h	(4)	EC7h	(4)	EA7h	(4)	E87h	(4)
EE6h	(4)	EC6h	(4)	EA6h	(4)	E86h	(4)
EE5h	(4)	EC5h	(4)	EA5h	(4)	E85h	(4)
EE4h	(4)	EC4h	(4)	EA4h	(4)	E84h	(4)
EE3h	(4)	EC3h	(4)	EA3h	(4)	E83h	(4)
EE2h	(4)	EC2h	(4)	EA2h	(4)	E82h	(4)
EE1h	(4)	EC1h	(4)	EA1h	(4)	E81h	(4)
EE0h	(4)	EC0h	(4)	EA0h	(4)	E80h	(4)

TABLE 23-1: CAN CONTROLLER REGISTER MAP (CONTINUED)

Note 1: Shaded registers are available in Access Bank low area, while the rest are available in Bank 15.

2: CANSTAT register is repeated in these locations to simplify application firmware. Unique names are given for each instance of the controller register due to the Microchip header file requirement.

3: These registers are not CAN registers.

4: Unimplemented registers are read as '0'.

TABLE 23-1: CAN CONTROLLER REGISTER MAP (CONTINUED)

Address ⁽¹⁾	Name	Address	Name	Address	Name	Address	Name
E7Fh	CANCON_RO4 ⁽²⁾	E5Fh	CANCON_RO6 ⁽²⁾	E3Fh	CANCON_RO8 ⁽²⁾	E1Fh	(4)
E7Eh	CANSTAT_RO4 ⁽²⁾	E5Eh	CANSTAT_RO6 ⁽²⁾	E3Eh	CANSTAT_RO8 ⁽²⁾	E1Eh	(4)
E7Dh	B5D7	E5Dh	B3D7	E3Dh	B1D7	E1Dh	(4)
E7Ch	B5D6	E5Ch	B3D6	E3Ch	B1D6	E1Ch	(4)
E7Bh	B5D5	E5Bh	B3D5	E3Bh	B1D5	E1Bh	(4)
E7Ah	B5D4	E5Ah	B3D4	E3Ah	B1D4	E1Ah	(4)
E79h	B5D3	E59h	B3D3	E39h	B1D3	E19h	(4)
E78h	B5D2	E58h	B3D2	E38h	B1D2	E18h	(4)
E77h	B5D1	E57h	B3D1	E37h	B1D1	E17h	(4)
E76h	B5D0	E56h	B3D0	E36h	B1D0	E16h	(4)
E75h	B5DLC	E55h	B3DLC	E35h	B1DLC	E15h	(4)
E74h	B5EIDL	E54h	B3EIDL	E34h	B1EIDL	E14h	(4)
E73h	B5EIDH	E53h	B3EIDH	E33h	B1EIDH	E13h	(4)
E72h	B5SIDL	E52h	B3SIDL	E32h	B1SIDL	E12h	(4)
E71h	B5SIDH	E51h	B3SIDH	E31h	B1SIDH	E11h	(4)
E70h	B5CON	E50h	B3CON	E30h	B1CON	E10h	(4)
E6Fh	CANCON_RO5	E4Fh	CANCON_RO7	E2Fh	CANCON_RO9	E0Fh	(4)
E6Eh	CANSTAT_RO5	E4Eh	CANSTAT_RO7	E2Eh	CANSTAT_RO9	E0Eh	(4)
E6Dh	B4D7	E4Dh	B2D7	E2Dh	B0D7	E0Dh	(4)
E6Ch	B4D6	E4Ch	B2D6	E2Ch	B0D6	E0Ch	(4)
E6Bh	B4D5	E4Bh	B2D5	E2Bh	B0D5	E0Bh	(4)
E6Ah	B4D4	E4Ah	B2D4	E2Ah	B0D4	E0Ah	(4)
E69h	B4D3	E49h	B2D3	E29h	B0D3	E09h	(4)
E68h	B4D2	E48h	B2D2	E28h	B0D2	E08h	(4)
E67h	B4D1	E47h	B2D1	E27h	B0D1	E07h	(4)
E66h	B4D0	E46h	B2D0	E26h	B0D0	E06h	(4)
E65h	B4DLC	E45h	B2DLC	E25h	B0DLC	E05h	(4)
E64h	B4EIDL	E44h	B2EIDL	E24h	B0EIDL	E04h	(4)
E63h	B4EIDH	E43h	B2EIDH	E23h	B0EIDH	E03h	(4)
E62h	B4SIDL	E42h	B2SIDL	E22h	B0SIDL	E02h	(4)
E61h	B4SIDH	E41h	B2SIDH	E21h	B0SIDH	E01h	(4)
E60h	B4CON	E40h	B2CON	E20h	B0CON	E00h	(4)

Note 1: Shaded registers are available in Access Bank low area, while the rest are available in Bank 15.

2: CANSTAT register is repeated in these locations to simplify application firmware. Unique names are given for each instance of the controller register due to the Microchip header file requirement.

3: These registers are not CAN registers.

4: Unimplemented registers are read as '0'.

Address ⁽¹⁾	Name	Address	Name	Address	Name	Address	Name
DFFh	(4)	DDFh	(4)	DBFh	(4)	D9Fh	(4)
DFEh	(4)	DDEh	(4)	DBEh	(4)	D9Eh	(4)
DFDh	(4)	DDDh	(4)	DBDh	(4)	D9Dh	(4)
DFCh	TXBIE	DDCh	(4)	DBCh	(4)	D9Ch	(4)
DFBh	(4)	DDBh	(4)	DBBh	(4)	D9Bh	(4)
DFAh	BIE0	DDAh	(4)	DBAh	(4)	D9Ah	(4)
DF9h	(4)	DD9h	(4)	DB9h	(4)	D99h	(4)
DF8h	BSEL0	DD8h	SDFLC	DB8h	(4)	D98h	(4)
DF7h	(4)	DD7h	(4)	DB7h	(4)	D97h	(4)
DF6h	(4)	DD6h	(4)	DB6h	(4)	D96h	(4)
DF5h	(4)	DD5h	RXFCON1	DB5h	(4)	D95h	(4)
DF4h	(4)	DD4h	RXFCON0	DB4h	(4)	D94h	(4)
DF3h	MSEL3	DD3h	(4)	DB3h	(4)	D93h	RXF15EIDL
DF2h	MSEL2	DD2h	(4)	DB2h	(4)	D92h	RXF15EIDH
DF1h	MSEL1	DD1h	(4)	DB1h	(4)	D91h	RXF15SIDL
DF0h	MSEL0	DD0h	(4)	DB0h	(4)	D90h	RXF15SIDH
DEFh	(4)	DCFh	(4)	DAFh	(4)	D8Fh	(4)
DEEh	(4)	DCEh	(4)	DAEh	(4)	D8Eh	(4)
DEDh	(4)	DCDh	(4)	DADh	(4)	D8Dh	(4)
DECh	(4)	DCCh	(4)	DACh	(4)	D8Ch	(4)
DEBh	(4)	DCBh	(4)	DABh	(4)	D8Bh	RXF14EIDL
DEAh	(4)	DCAh	(4)	DAAh	(4)	D8Ah	RXF14EIDH
DE9h	(4)	DC9h	(4)	DA9h	(4)	D89h	RXF14SIDL
DE8h	(4)	DC8h	(4)	DA8h	(4)	D88h	RXF14SIDH
DE7h	RXFBCON7	DC7h	(4)	DA7h	(4)	D87h	RXF13EIDL
DE6h	RXFBCON6	DC6h	(4)	DA6h	(4)	D86h	RXF13EIDH
DE5h	RXFBCON5	DC5h	(4)	DA5h	(4)	D85h	RXF13SIDL
DE4h	RXFBCON4	DC4h	(4)	DA4h	(4)	D84h	RXF13SIDH
DE3h	RXFBCON3	DC3h	(4)	DA3h	(4)	D83h	RXF12EIDL
DE2h	RXFBCON2	DC2h	(4)	DA2h	(4)	D82h	RXF12EIDH
DE1h	RXFBCON1	DC1h	(4)	DA1h	(4)	D81h	RXF12SIDL
DE0h	RXFBCON0	DC0h	(4)	DA0h	(4)	D80h	RXF12SIDH

TABLE 23-1: CAN CONTROLLER REGISTER MAP (CONTINUED)

Note 1: Shaded registers are available in Access Bank low area, while the rest are available in Bank 15.

2: CANSTAT register is repeated in these locations to simplify application firmware. Unique names are given for each instance of the controller register due to the Microchip header file requirement.

3: These registers are not CAN registers.

4: Unimplemented registers are read as '0'.

TABLE 23-1: CAN CONTROLLER REGISTER MAP (CONTINUED)

Address ⁽¹⁾	Name
D7Fh	(4)
D7Eh	(4)
D7Dh	(4)
D7Ch	(4)
D7Bh	RXF11EIDL
D7Ah	RXF11EIDH
D79h	RXF11SIDL
D78h	RXF11SIDH
D77h	RXF10EIDL
D76h	RXF10EIDH
D75h	RXF10SIDL
D74h	RXF10SIDH
D73h	RXF9EIDL
D72h	RXF9EIDH
D71h	RXF9SIDL
D70h	RXF9SIDH
D6Fh	(4)
D6Eh	(4)
D6Dh	(4)
D6Ch	(4)
D6Bh	RXF8EIDL
D6Ah	RXF8EIDH
D69h	RXF8SIDL
D68h	RXF8SIDH
D67h	RXF7EIDL
D66h	RXF7EIDH
D65h	RXF7SIDL
D64h	RXF7SIDH
D63h	RXF6EIDL
D62h	RXF6EIDH
D61h	RXF6SIDL
D60h	RXF6SIDH

Note 1: Shaded registers are available in Access Bank low area while the rest are available in Bank 15.

- **2:** CANSTAT register is repeated in these locations to simplify application firmware. Unique names are given for each instance of the controller register due to the Microchip header file requirement.
- 3: These registers are not CAN registers.
- 4: Unimplemented registers are read as '0'.

23.3 CAN Modes of Operation

The PIC18F2682/2685/4682/4685 has six main modes of operation:

- Configuration mode
- Disable mode
- Normal Operation mode
- · Listen Only mode
- · Loopback mode
- Error Recognition mode

All modes, except Error Recognition, are requested by setting the REQOP bits (CANCON<7:5>). Error Recognition mode is requested through the RXM bits of the Receive Buffer register(s). Entry into a mode is Acknowledged by monitoring the OPMODE bits.

When changing modes, the mode will not actually change until all pending message transmissions are complete. Because of this, the user must verify that the device has actually changed into the requested mode before further operations are executed.

23.3.1 CONFIGURATION MODE

The CAN module has to be initialized before the activation. This is only possible if the module is in the Configuration mode. The Configuration mode is requested by setting the REQOP2 bit. Only when the status bit, OPMODE2, has a high level can the initialization be performed. Afterwards, the Configuration registers, the Acceptance Mask registers and the Acceptance Filter registers can be written. The module is activated by setting the REQOP control bits to zero.

The module will protect the user from accidentally violating the CAN protocol through programming errors. All registers which control the configuration of the module can not be modified while the module is online. The CAN module will not be allowed to enter the Configuration mode while a transmission or reception is taking place. The Configuration mode serves as a lock to protect the following registers:

- Configuration Registers
- Functional Mode Selection Registers
- · Bit Timing Registers
- · Identifier Acceptance Filter Registers
- · Identifier Acceptance Mask Registers
- · Filter and Mask Control Registers
- Mask Selection Registers

In the Configuration mode, the module will not transmit or receive. The error counters are cleared and the interrupt flags remain unchanged. The programmer will have access to Configuration registers that are access restricted in other modes.

23.3.2 DISABLE MODE

In Disable mode, the module will not transmit or receive. The module has the ability to set the WAKIF bit due to bus activity; however, any pending interrupts will remain and the error counters will retain their value.

If the REQOP<2:0> bits are set to '001', the module will enter the module Disable mode. This mode is similar to disabling other peripheral modules by turning off the module enables. This causes the module internal clock to stop unless the module is active (i.e., receiving or transmitting a message). If the module is active, the module will wait for 11 recessive bits on the CAN bus, detect that condition as an Idle bus, then accept the module disable command. OPMODE<2:0> = 001 indicates whether the module successfully went into the module Disable mode.

The WAKIF interrupt is the only module interrupt that is still active in the Disable mode. If the WAKDIS is cleared and WAKIE is set, the processor will receive an interrupt whenever the module detects recessive to dominant transition. On wake-up, the module will automatically be set to the previous mode of operation. For example, if the module was switched from Normal to Disable mode on bus activity wake-up, the module will automatically enter into Normal mode and the first message that caused the module to wake-up is lost. The module will not generate any error frame. Firmware logic must detect this condition and make sure that retransmission is requested. If the processor receives a wake-up interrupt while it is sleeping, more than one message may get lost. The actual number of messages lost would depend on the processor oscillator start-up time and incoming message bit rate.

The I/O pins will revert to normal I/O function when the module is in the Disable mode.

23.3.3 NORMAL MODE

This is the standard operating mode of the PIC18F2682/2685/4682/4685 devices. In this mode, the device actively monitors all bus messages and generates Acknowledge bits, error frames, etc. This is also the only mode in which the PIC18F2682/2685/4682/ 4685 devices will transmit messages over the CAN bus.

23.3.4 LISTEN ONLY MODE

Listen Only mode provides a means for the PIC18F2682/2685/4682/4685 devices to receive all messages, including messages with errors. This mode can be used for bus monitor applications or for detecting the baud rate in 'hot plugging' situations. For Auto-Baud Detection, it is necessary that there are at least two other nodes which are communicating with each other. The baud rate can be detected empirically by testing different values until valid messages are received. The Listen Only mode is a silent mode, meaning no messages will be transmitted while in this state, including error flags or Acknowledge signals. The filters and masks can be used to allow only particular messages to be loaded into the receive registers or the filter masks can be set to all zeros to allow a message with any identifier to pass. The error counters are reset and deactivated in this state. The Listen Only mode is activated by setting the mode request bits in the CANCON register.

23.3.5 LOOPBACK MODE

This mode will allow internal transmission of messages from the transmit buffers to the receive buffers without actually transmitting messages on the CAN bus. This mode can be used in system development and testing. In this mode, the ACK bit is ignored and the device will allow incoming messages from itself, just as if they were coming from another node. The Loopback mode is a silent mode, meaning no messages will be transmitted while in this state, including error flags or Acknowledge signals. The TXCAN pin will revert to port I/O while the device is in this mode. The filters and masks can be used to allow only particular messages to be loaded into the receive registers. The masks can be set to all zeros to provide a mode that accepts all messages. The Loopback mode is activated by setting the mode request bits in the CANCON register.

23.3.6 ERROR RECOGNITION MODE

The module can be set to ignore all errors and receive any message. In functional Mode 0, the Error Recognition mode is activated by setting the RXM<1:0> bits in the RXBnCON registers to '11'. In this mode, the data which is in the message assembly buffer until the error time, is copied in the receive buffer and can be read via the CPU interface.

23.4 ECAN Module Functional Modes

In addition to CAN modes of operation, the ECAN module offers a total of 3 functional modes. Each of these modes are identified as Mode 0, Mode 1 and Mode 2.

23.4.1 MODE 0 – LEGACY MODE

Mode 0 is designed to be fully compatible with CAN modules used in PIC18CXX8 and PIC18FXX8 devices. This is the default mode of operation on all Reset conditions. As a result, module code written for the PIC18XX8 CAN module may be used on the ECAN module without any code changes.

The following is the list of resources available in Mode 0:

- Three transmit buffers: TXB0, TXB1 and TXB2
- Two receive buffers: RXB0 and RXB1
- Two acceptance masks, one for each receive buffer: RXM0, RXM1
- Six acceptance filters, 2 for RXB0 and 4 for RXB1: RXF0, RXF1, RXF2, RXF3, RXF4, RXF5

23.4.2 MODE 1 – ENHANCED LEGACY MODE

Mode 1 is similar to Mode 0, with the exception that more resources are available in Mode 1. There are 16 acceptance filter registers and two acceptance mask registers. Acceptance Filter 15 can be used as either an acceptance filter or an acceptance mask register. In addition to three transmit and two receive buffers, there are six more message buffers. One or more of these additional buffers can be programmed as transmit or receive buffers. These additional buffers can also be programmed to automatically handle RTR messages.

Fourteen of sixteen acceptance filter registers can be dynamically associated to any receive buffer and acceptance mask register. One can use this capability to associate more than one filter to any one buffer.

When a receive buffer is programmed to use standard identifier messages, part of the full acceptance filter register can be used as a data byte filter. The length of the data byte filter is programmable from 0 to 18 bits. This functionality simplifies implementation of high-level protocols, such as the DeviceNet[™] protocol.

The following is the list of resources available in Mode 1:

- Three transmit buffers: TXB0, TXB1 and TXB2
- Two receive buffers: RXB0 and RXB1
- Six buffers programmable as TX or RX: B0-B5
- Automatic RTR handling on B0-B5
- Sixteen dynamically assigned acceptance filters: RXF0-RXF15
- Two dedicated acceptance mask registers; RXF15 programmable as third mask: RXM0-RXM1, RXF15
- Programmable data filter on standard identifier messages: SDFLC

23.4.3 MODE 2 – ENHANCED FIFO MODE

In Mode 2, two or more receive buffers are used to form the receive FIFO (first in, first out) buffer. There is no one-to-one relationship between the receive buffer and acceptance filter registers. Any filter that is enabled and linked to any FIFO receive buffer can generate acceptance and cause FIFO to be updated.

FIFO length is user programmable, from 2-8 buffers deep. FIFO length is determined by the very first programmable buffer that is configured as a transmit buffer. For example, if Buffer 2 (B2) is programmed as a transmit buffer, FIFO consists of RXB0, RXB1, B0 and B1 – creating a FIFO length of 4. If all programmable buffers are configured as receive buffers, FIFO will have the maximum length of 8.

The following is the list of resources available in Mode 2:

- Three transmit buffers: TXB0, TXB1 and TXB2
- Two receive buffers: RXB0 and RXB1
- Six buffers programmable as TX or RX; receive buffers form FIFO: B0-B5
- Automatic RTR handling on B0-B5
- Sixteen acceptance filters: RXF0-RXF15
- Two dedicated acceptance mask registers; RXF15 programmable as third mask: RXM0-RXM1, RXF15
- Programmable data filter on standard identifier messages: SDFLC, useful for DeviceNet protocol

23.5 CAN Message Buffers

23.5.1 DEDICATED TRANSMIT BUFFERS

The PIC18F2682/2685/4682/4685 devices implement three dedicated transmit buffers – TXB0, TXB1 and TXB2. Each of these buffers occupies 14 bytes of SRAM and are mapped into the SFR memory map. These are the only transmit buffers available in Mode 0. Mode 1 and 2 may access these and other additional buffers.

Each transmit buffer contains one control register (TXBnCON), four identifier registers (TXBnSIDL, TXBnSIDH, TXBnEIDL, TXBnEIDH), one data length count register (TXBnDLC) and eight data byte registers (TXBnDm).

23.5.2 DEDICATED RECEIVE BUFFERS

The PIC18F2682/2685/4682/4685 devices implement two dedicated receive buffers – RXB0 and RXB1. Each of these buffers occupies 14 bytes of SRAM and are mapped into SFR memory map. These are the only receive buffers available in Mode 0. Mode 1 and 2 may access these and other additional buffers. Each receive buffer contains one control register (RXBnCON), four identifier registers (RXBnSIDL, RXBnSIDH, RXBnEIDL, RXBnEIDH), one data length count register (RXBnDLC) and eight data byte registers (RXBnDm).

There is also a separate Message Assembly Buffer (MAB) which acts as an additional receive buffer. MAB is always committed to receiving the next message from the bus and is not directly accessible to user firmware. The MAB assembles all incoming messages one by one. A message is transferred to appropriate receive buffers only if the corresponding acceptance filter criteria is met.

23.5.3 PROGRAMMABLE TRANSMIT/ RECEIVE BUFFERS

The ECAN module implements six new buffers: B0-B5. These buffers are individually programmable as either transmit or receive buffers. These buffers are available only in Mode 1 and 2. As with dedicated transmit and receive buffers, each of these programmable buffers occupies 14 bytes of SRAM and are mapped into SFR memory map.

Each buffer contains one control register (BnCON), four identifier registers (BnSIDL, BnSIDH, BnEIDL, BnEIDH), one data length count register (BnDLC) and eight data byte registers (BnDm). Each of these registers contains two sets of control bits. Depending on whether the buffer is configured as transmit or receive, one would use the corresponding control bit set. By default, all buffers are configured as receive buffers. Each buffer can be individually configured as a transmit or receive buffer by setting the corresponding TXENn bit in the BSEL0 register.

When configured as transmit buffers, user firmware may access transmit buffers in any order similar to accessing dedicated transmit buffers. In receive configuration with Mode 1 enabled, user firmware may also access receive buffers in any order required. But in Mode 2, all receive buffers are combined to form a single FIFO. Actual FIFO length is programmable by user firmware. Access to FIFO must be done through the FIFO Pointer bits (FP<4:0>) in the CANCON register. It must be noted that there is no hardware protection against out of order FIFO reads.

23.5.4 PROGRAMMABLE AUTO-RTR BUFFERS

In Mode 1 and 2, any of six programmable transmit/ receive buffers may be programmed to automatically respond to predefined RTR messages without user firmware intervention. Automatic RTR handling is enabled by setting the TXnEN bit in the BSEL0 register and the RTREN bit in the BnCON register. After this setup, when an RTR request is received, the TXREQ bit is automatically set and the current buffer content is automatically queued for transmission as a RTR response. As with all transmit buffers, once the TXREQ bit is set, buffer registers become read-only and any writes to them will be ignored.

The following outlines the steps required to automatically handle RTR messages:

- 1. Set buffer to Transmit mode by setting TXnEN bit to '1' in BSEL0 register.
- 2. At least one acceptance filter must be associated with this buffer and preloaded with expected RTR identifier.
- 3. Bit RTREN in BnCON register must be set to '1'.
- 4. Buffer must be preloaded with the data to be sent as a RTR response.

Normally, user firmware will keep buffer data registers up to date. If firmware attempts to update the buffer while an automatic RTR response is in the process of transmission, all writes to buffers are ignored.

23.6 CAN Message Transmission

23.6.1 INITIATING TRANSMISSION

For the MCU to have write access to the message buffer, the TXREQ bit must be clear, indicating that the message buffer is clear of any pending message to be transmitted. At a minimum, the SIDH, SIDL and DLC registers must be loaded. If data bytes are present in the message, the data registers must also be loaded. If the message is to use extended identifiers, the EIDH:EIDL registers must also be loaded and the EXIDE bit set.

To initiate message transmission, the TXREQ bit must be set for each buffer to be transmitted. When TXREQ is set, the TXABT, TXLARB and TXERR bits will be cleared. To successfully complete the transmission, there must be at least one node with matching baud rate on the network. Setting the TXREQ bit does not initiate a message transmission; it merely flags a message buffer as ready for transmission. Transmission will start when the device detects that the bus is available. The device will then begin transmission of the highest priority message that is ready.

When the transmission has completed successfully, the TXREQ bit will be cleared, the TXBnIF bit will be set and an interrupt will be generated if the TXBnIE bit is set.

If the message transmission fails, the TXREQ will remain set, indicating that the message is still pending for transmission and one of the following condition flags will be set. If the message started to transmit but encountered an error condition, the TXERR and the IRXIF bits will be set and an interrupt will be generated. If the message lost arbitration, the TXLARB bit will be set.

23.6.2 ABORTING TRANSMISSION

The MCU can request to abort a message by clearing the TXREQ bit associated with the corresponding message buffer (TXBnCON<3> or BnCON<3>). Setting the ABAT bit (CANCON<4>) will request an abort of all pending messages. If the message has not yet started transmission, or if the message started but is interrupted by loss of arbitration or an error, the abort will be processed. The abort is indicated when the module sets the TXABT bit for the corresponding buffer (TXBnCON<6> or BnCON<6>). If the message has started to transmit, it will attempt to transmit the current message fully. If the current message is transmitted fully and is not lost to arbitration or an error, the TXABT bit will not be set because the message was transmitted successfully. Likewise, if a message is being transmitted during an abort request and the message is lost to arbitration or an error, the message will not be retransmitted and the TXABT bit will be set, indicating that the message was successfully aborted.

Once an abort is requested by setting the ABAT or TXABT bits, it cannot be cleared to cancel the abort request. Only CAN module hardware or a POR condition can clear it.

23.6.3 TRANSMIT PRIORITY

Transmit priority is a prioritization within the PIC18F2682/2685/4682/4685 devices of the pending transmittable messages. This is independent from and not related to any prioritization implicit in the message arbitration scheme built into the CAN protocol. Prior to sending the SOF, the priority of all buffers that are queued for transmission is compared. The transmit

buffer with the highest priority will be sent first. If two buffers have the same priority setting, the buffer with the highest buffer number will be sent first. There are four levels of transmit priority. If TXP bits for a particular message buffer are set to '11', that buffer has the highest possible priority. If TXP bits for a particular message buffer are set to '00', that buffer has the lowest possible priority.




FIGURE 23-2: TRANSMIT BUFFERS

23.7 Message Reception

23.7.1 RECEIVING A MESSAGE

Of all receive buffers, the MAB is always committed to receiving the next message from the bus. The MCU can access one buffer while the other buffer is available for message reception or holding a previously received message.

Note: The entire contents of the MAB are moved into the receive buffer once a message is accepted. This means that regardless of the type of identifier (standard or extended) and the number of data bytes received, the entire receive buffer is overwritten with the MAB contents. Therefore, the contents of all registers in the buffer must be assumed to have been modified when any message is received.

When a message is moved into either of the receive buffers, the associated RXFUL bit is set. This bit must be cleared by the MCU when it has completed processing the message in the buffer in order to allow a new message to be received into the buffer. This bit provides a positive lockout to ensure that the firmware has finished with the message before the module attempts to load a new message into the receive buffer. If the receive interrupt is enabled, an interrupt will be generated to indicate that a valid message has been received.

Once a message is loaded into any matching buffer, user firmware may determine exactly what filter caused this reception by checking the filter hit bits in the RXBnCON or BnCON registers. In Mode 0, FILHIT<3:0> of RXBnCON serve as filter hit bits. In Mode 1 and 2. FILHIT<4:0> of BnCON serves as filter hit bits. The same registers also indicate whether the current message is an RTR frame or not. A received message is considered a standard identifier message if the EXID bit in the RXBnSIDL or the BnSIDL register is cleared. Conversely, a set EXID bit indicates an extended identifier message. If the received message is a standard identifier message, user firmware needs to read the SIDL and SIDH registers. In the case of an extended identifier message, firmware should read the SIDL, SIDH, EIDL and EIDH registers. If the RXBnDLC or BnDLC register contain non-zero data count, user firmware should also read the corresponding number of data bytes by accessing the RXBnDm or the BnDm registers. When a received message is an RTR and if the current buffer is not configured for automatic RTR handling, user firmware must take appropriate action and respond manually.

Each receive buffer contains RXM bits to set special Receive modes. In Mode 0, RXM<1:0> bits in RXBnCON define a total of four Receive modes. In Mode 1 and 2, RXM1 bit, in combination with the EXID mask and filter bit, define the same four Receive

modes. Normally, these bits are set to '00' to enable reception of all valid messages as determined by the appropriate acceptance filters. In this case, the determination of whether or not to receive standard or extended messages is determined by the EXIDE bit in the acceptance filter register. In Mode 0, if the RXM bits are set to '01' or '10', the receiver will accept only messages with standard or extended identifiers, respectively. If an acceptance filter has the EXIDE bit set such that it does not correspond with the RXM mode, that acceptance filter is rendered useless. In Mode 1 and 2, setting EXID in the SIDL Mask register will ensure that only standard or extended identifiers are received. These two modes of RXM bits can be used in systems where it is known that only standard or extended messages will be on the bus. If the RXM bits are set to '11' (RXM1 = 1 in Mode 1 and 2), the buffer will receive all messages regardless of the values of the acceptance filters. Also, if a message has an error before the end of frame, that portion of the message assembled in the MAB before the error frame will be loaded into the buffer. This mode may serve as a valuable debugging tool for a given CAN network. It should not be used in an actual system environment as the actual system will always have some bus errors and all nodes on the bus are expected to ignore them.

In Mode 1 and 2, when a programmable buffer is configured as a transmit buffer and one or more acceptance filters are associated with it, all incoming messages matching this acceptance filter criteria will be discarded. To avoid this scenario, user firmware must make sure that there are no acceptance filters associated with a buffer configured as a transmit buffer.

23.7.2 RECEIVE PRIORITY

When in Mode 0, RXB0 is the higher priority buffer and has two message acceptance filters associated with it. RXB1 is the lower priority buffer and has four acceptance filters associated with it. The lower number of acceptance filters makes the match on RXB0 more restrictive and implies a higher priority for that buffer. Additionally, the RXB0CON register can be configured such that if RXB0 contains a valid message and another valid message is received, an overflow error will not occur and the new message will be moved into RXB1 regardless of the acceptance criteria of RXB1. There are also two programmable acceptance filter masks available, one for each receive buffer (see Section 23.5 "CAN Message Buffers").

In Mode 1 and 2, there are a total of 16 acceptance filters available and each can be dynamically assigned to any of the receive buffers. A buffer with a lower number has higher priority. Given this, if an incoming message matches with two or more receive buffer acceptance criteria, the buffer with the lower number will be loaded with that message.

23.7.3 ENHANCED FIFO MODE

When configured for Mode 2, two of the dedicated receive buffers in combination with one or more programmable transmit/receive buffers, are used to create a maximum of an 8-buffer deep FIFO buffer. In this mode, there is no direct correlation between filters and receive buffer registers. Any filter that has been enabled can generate an acceptance. When a message has been accepted, it is stored in the next available Receive Buffer register and an Internal Write Pointer is incremented. The FIFO can be a maximum of 8 buffers deep. The entire FIFO must consist of contiguous receive buffers. The FIFO head begins at RXB0 buffer and its tail spans toward B5. The maximum length of the FIFO is limited by the presence or absence of the first transmit buffer starting from B0. If a buffer is configured as a transmit buffer, the FIFO length is reduced accordingly. For instance, if B3 is configured as a transmit buffer, the actual FIFO will consist of RXB0, RXB1, B0, B1 and B2, a total of 5 buffers. If B0 is configured as a transmit buffer, the FIFO length will be 2. If none of the programmable buffers are configured as a transmit buffer, the FIFO will be 8 buffers deep. A system that requires more transmit buffers should try to locate transmit buffers at the very end of B0-B5 buffers to maximize available FIFO length.

When a message is received in FIFO mode, the interrupt flag code bits (EICODE<4:0>) in the CANSTAT register will have a value of '10000', indicating the FIFO has received a message. FIFO Pointer bits, FP<3:0> in the CANCON register, point to the buffer that contains data not yet read. The FIFO Pointer bits, in this sense, serve as the FIFO Read Pointer. The user should use FP bits and read corresponding buffer data. When receive data is no longer needed, the RXFUL bit in the current buffer must be cleared, causing FP<3:0> to be updated by the module.

To determine whether FIFO is empty or not, the user may use FP<3:0> bits to access the RXFUL bit in the current buffer. If RXFUL is cleared, the FIFO is considered to be empty. If it is set, the FIFO may contain one or more messages. In Mode 2, the module also provides a bit called FIFO High Water Mark (FIFOWM) in the ECANCON register. This bit can be used to cause an interrupt whenever the FIFO contains only one or four empty buffers. The FIFO high water mark interrupt can serve as an early warning to a full FIFO condition.

23.7.4 TIME-STAMPING

The CAN module can be programmed to generate a time-stamp for every message that is received. When enabled, the module generates a capture signal for CCP1, which in turn, captures the value of either Timer1 or Timer3. This value can be used as the message time-stamp.

To use the time-stamp capability, the CANCAP bit (CIOCAN<4>) must be set. This replaces the capture input for CCP1 with the signal generated from the CAN module. In addition, CCP1CON<3:0> must be set to '0011' to enable the CCP Special Event Trigger for CAN events.

23.8 Message Acceptance Filters and Masks

The message acceptance filters and masks are used to determine if a message in the Message Assembly Buffer should be loaded into any of the receive buffers. Once a valid message has been received into the MAB, the identifier fields of the message are compared to the filter values. If there is a match, that message will be loaded into the appropriate receive buffer. The filter masks are used to determine which bits in the identifier are examined with the filters. A truth table is shown below in Table 23-2 that indicates how each bit in the identifier is compared to the masks and filters to determine if a message should be loaded into a receive buffer. The mask essentially determines which bits to apply the acceptance filters to. If any mask bit is set to a zero, then that bit will automatically be accepted regardless of the filter bit.

TABLE 23-2: FII	TER/MASK TRUTH TABLE
-----------------	----------------------

Mask bit n	Filter bit n	Message Identifier bit n001	Accept or Reject bit n
0	Х	Х	Accept
1	0	0	Accept
1	0	1	Reject
1	1	0	Reject
1	1	1	Accept

Legend: x = don't care

In Mode 0, acceptance filters RXF0 and RXF1 and filter mask RXM0 are associated with RXB0. Filters RXF2, RXF3, RXF4 and RXF5 and mask RXM1 are associated with RXB1.

PIC18F2682/2685/4682/4685

In Mode 1 and 2, there are an additional 10 acceptance filters, RXF6-RXF15, creating a total of 16 available filters. RXF15 can be used either as an acceptance filter or acceptance mask register. Each of these acceptance filters can be individually enabled or disabled by setting or clearing the RXFENn bit in the RXFCONn register. Any of these 16 acceptance filters can be dynamically associated with any of the receive buffers. Actual association is made by setting appropriate bits in the RXFBCONn register. Each RXFBCONn register contains a nibble for each filter. This nibble can be used to associate a specific filter to any of available receive buffers. User firmware may associate more than one filter to any one specific receive buffer.

In addition to dynamic filter to buffer association, in Mode 1 and 2, each filter can also be dynamically associated to available acceptance mask registers. The FILn_m bits in the MSELn register can be used to link a specific acceptance filter to an acceptance mask register. As with filter to buffer association, one can also associate more than one mask to a specific acceptance filter.

When a filter matches and a message is loaded into the receive buffer, the filter number that enabled the message reception is loaded into the FILHIT bit(s). In Mode 0 for RXB1, the RXB1CON register contains the FILHIT<2:0> bits. They are coded as follows:

- 101 = Acceptance Filter 5 (RXF5)
- 100 = Acceptance Filter 4 (RXF4)
- 011 = Acceptance Filter 3 (RXF3)
- 010 = Acceptance Filter 2 (RXF2)
- 001 = Acceptance Filter 1 (RXF1)
- 000 = Acceptance Filter 0 (RXF0)

Note: '000' and '001' can only occur if the RXB0DBEN bit is set in the RXB0CON register, allowing RXB0 messages to rollover into RXB1.

The coding of the RXB0DBEN bit enables these three bits to be used similarly to the FILHIT bits and to distinguish a hit on filter RXF0 and RXF1, in either RXB0 or after a rollover into RXB1.

- 111 = Acceptance Filter 1 (RXF1)
- 110 = Acceptance Filter 0 (RXF0)
- 001 = Acceptance Filter 1 (RXF1)
- 000 = Acceptance Filter 0 (RXF0)

If the RXB0DBEN bit is clear, there are six codes corresponding to the six filters. If the RXB0DBEN bit is set, there are six codes corresponding to the six filters, plus two additional codes corresponding to RXF0 and RXF1 filters, that rollover into RXB1.

In Mode 1 and 2, each buffer control register contains 5 bits of filter hit bits (FILHIT<4:0>). A binary value of '0' indicates a hit from RXF0 and 15 indicates RXF15.

If more than one acceptance filter matches, the FILHIT bits will encode the binary value of the lowest numbered filter that matched. In other words, if filter RXF2 and filter RXF4 match, FILHIT will be loaded with the value for RXF2. This essentially prioritizes the acceptance filters with a lower number filter having higher priority. Messages are compared to filters in ascending order of filter number.

The mask and filter registers can only be modified when the PIC18F2682/2685/4682/4685 devices are in Configuration mode.




FIGURE 23-3: MESSAGE ACCEPTANCE MASK AND FILTER OPERATION

23.9 **Baud Rate Setting**

All nodes on a given CAN bus must have the same nominal bit rate. The CAN protocol uses Non-Returnto-Zero (NRZ) coding which does not encode a clock within the data stream. Therefore, the receive clock must be recovered by the receiving nodes and synchronized to the transmitter's clock.

As oscillators and transmission time may vary from node to node, the receiver must have some type of Phase Lock Loop (PLL) synchronized to data transmission edges to synchronize and maintain the receiver clock. Since the data is NRZ coded, it is necessary to include bit stuffing to ensure that an edge occurs at least every six bit times to maintain the Digital Phase Lock Loop (DPLL) synchronization.

The bit timing of the PIC18F2682/2685/4682/4685 is implemented using a DPLL that is configured to synchronize to the incoming data and provides the nominal timing for the transmitted data. The DPLL breaks each bit time into multiple segments made up of minimal periods of time called the *Time Quanta* (TQ).

Bus timing functions executed within the bit time frame, such as synchronization to the local oscillator, network transmission delay compensation and sample point positioning, are defined by the programmable bit timing logic of the DPLL.

All devices on the CAN bus must use the same bit rate. However, all devices are not required to have the same master oscillator clock frequency. For the different clock frequencies of the individual devices, the bit rate has to be adjusted by appropriately setting the baud rate prescaler and number of Time Quanta in each segment.

The Nominal Bit Rate is the number of bits transmitted per second, assuming an ideal transmitter with an ideal oscillator, in the absence of resynchronization. The nominal bit rate is defined to be a maximum of 1 Mb/s.

The Nominal Bit Time is defined as:

EQUATION 23-1:

TBIT = 1/Nominal Bit Rate

FIGURE 23-4: **BIT TIME PARTITIONING**

The Nominal Bit Time can be thought of as being divided into separate, non-overlapping time segments. These segments (Figure 23-4) include:

- Synchronization Segment (Sync Seg)
- Propagation Time Segment (Prop Seg)
- Phase Buffer Segment 1 (Phase_Seg1)
- Phase Buffer Segment 2 (Phase Seg2)

The time segments (and thus the Nominal Bit Time) are in turn made up of integer units of time called Time Quanta or To (see Figure 23-4). By definition, the Nominal Bit Time is programmable from a minimum of 8 TQ to a maximum of 25 TQ. Also by definition, the minimum Nominal Bit Time is 1 µs, corresponding to a maximum 1 Mb/s rate. The actual duration is given by the following relationship.

EQUATION 23-2:


Nominal Bit Time=	Tq * (Sync_Seg + Prop_Seg +
	Phase_Seg1 + Phase_Seg2)

The Time Quantum is a fixed unit derived from the oscillator period. It is also defined by the programmable baud rate prescaler, with integer values from 1 to 64, in addition to a fixed divide-by-two for clock generation. Mathematically, this is:

EQUATION 23-3:

 $TQ (\mu s) = (2 * (BRP + 1))/FOSC (MHz)$ or $T_{O}(\mu s) = (2 * (BRP + 1)) * T_{OSC}(\mu s)$

where Fosc is the clock frequency, Tosc is the corresponding oscillator period and BRP is an integer (0 through 63) represented by the binary values of BRGCON1<5:0>. The equation above refers to the effective clock frequency used by the microcontroller. If, for example, a 10 MHz crystal in HS mode is used, then the Fosc = 10 MHz and Tosc = 100 ns. If the same 10 MHz crystal is used in HSPLL mode, then the effective frequency is Fosc = 40 MHz and Tosc = 25 ns.




23.9.1 EXTERNAL CLOCK, INTERNAL CLOCK AND MEASURABLE JITTER IN HSPLL-BASED OSCILLATORS

The microcontroller clock frequency generated from a PLL circuit is subject to a jitter, also defined as Phase Jitter or Phase Skew. For its PIC18 Enhanced microcontrollers, Microchip specifies phase jitter (P_{jitter}) as being 2% (Gaussian distribution, within 3 standard deviations, see parameter F13 in Table 27-7) and Total Jitter (T_{jitter}) as being 2 * P_{jitter} .

The CAN protocol uses a bit-stuffing technique that inserts a bit of a given polarity following five bits with the opposite polarity. This gives a total of 10 bits transmitted without re-synchronization (compensation for jitter or phase error).

Given the random nature of the jitter error added, it can be shown that the total error caused by the jitter tends to cancel itself over time. For a period of 10 bits, it is necessary to add only two jitter intervals to correct for jitter-induced error: one interval in the beginning of the 10-bit period and another at the end. The overall effect is shown in Figure 23-5.

FIGURE 23-5: EFFECTS OF PHASE JITTER ON THE MICROCONTROLLER CLOCK AND CAN BIT TIME



Once these considerations are taken into account, it is possible to show that the relation between the jitter and the total frequency error can be defined as:

EQUATION 23-4:

$$\Delta f = \frac{T_{\text{jitter}}}{10 \times \text{NBT}} = \frac{2 \times P_{\text{jitter}}}{10 \times \text{NBT}}$$

where jitter is expressed in terms of time and NBT is the Nominal Bit Time.

For example, assume a CAN bit rate of 125 Kb/s, which gives an NBT of 8 μ s. For a 16 MHz clock generated from a 4x PLL, the jitter at this clock frequency is:

EQUATION 23-5:

$$2\% \times \frac{1}{16 \text{ MHz}} = \frac{0.02}{16 \times 10^6} = 1.25 \text{ ns}$$

The resultant frequency error is:

EQUATION 23-6:

$$\frac{2 \times (1.25 \times 10^{-9})}{10 \times (8 \times 10^{-6})} = 3.125 \times 10^{-5} = 0.0031\%$$

Table 23-3 shows the relation between the clock generated by the PLL and the frequency error from jitter (measured jitter-induced error of 2%, Gaussian distribution, within 3 standard deviations), as a percentage of the nominal clock frequency.

This is clearly smaller than the expected drift of a crystal oscillator, typically specified at 100 ppm or 0.01%. If we add jitter to oscillator drift, we have a total frequency drift of 0.0132%. The total oscillator frequency errors for common clock frequencies and bit rates, including both drift and jitter, are shown in Table 23-4.

TABLE 23-3 :	FREQUENCY ERROR FROM JITTER AT VARIOUS PLL GENERATED CLOCK SPEEDS
	The gold of Linkold Thom of The Art Value of Le General ED GEOGRA OF LEDG

PLL			Frequency	/ Error at Various N	ominal Bit Times	(Bit Rates)	
Output	P _{jitter}	T jitter	8 μs (125 Kb/s)	4 μs (250 Kb/s)	2 μs (500 Kb/s)	1 μs (1 Mb/s)	
40 MHz	0.5 ns	1 ns	0.00125%	0.00250%	0.005%	0.01%	
24 MHz	0.83 ns	1.67 ns	0.00209%	0.00418%	0.008%	0.017%	
16 MHz	1.25 ns	2.5 ns	0.00313%	0.00625%	0.013%	0.025%	

TABLE 23-4:TOTAL FREQUENCY ERROR AT VARIOUS PLL GENERATED CLOCK SPEEDS
(100 PPM OSCILLATOR DRIFT, INCLUDING ERROR FROM JITTER)

	Frequency Error at Various Nominal Bit Times (Bit Rates)						
Nominal PLL Output	8 μs (125 Kb/s)	4 μs (250 Kb/s)	2 μs (500 Kb/s)	1 μs (1 Mb/s)			
40 MHz	0.01125%	0.01250%	0.015%	0.02%			
24 MHz	0.01209%	0.01418%	0.018%	0.027%			
16 MHz	0.01313%	0.01625%	0.023%	0.035%			

23.9.2 TIME QUANTA

As already mentioned, the Time Quanta is a fixed unit derived from the oscillator period and baud rate prescaler. Its relationship to TBIT and the Nominal Bit Rate is shown in Example 23-6.

EXAMPLE 23-6: CALCULATING TQ, NOMINAL BIT RATE AND NOMINAL BIT TIME

 $T_Q(\mu s) = (2 * (BRP + 1))/FOSC (MHz)$

TBIT $(\mu s) = TQ (\mu s) *$ number of TQ per bit interval

Nominal Bit Rate (bits/s) = 1/TBIT

This frequency (Fosc) refers to the effective frequency used. If, for example, a 10 MHz external signal is used along with a PLL, then the effective frequency will be 4×10 MHz which equals 40 MHz.

CASE 1:

For FOSC = 16 MHz, BRP<5:0> = 00h and Nominal Bit Time = 8 Tq: $Tq = (2 * 1)/16 = 0.125 \mu s (125 ns)$ $TBIT = 8 * 0.125 = 1 \mu s (10^{-6} s)$ Nominal Bit Rate = $1/10^{-6} = 10^{6}$ bits/s (1 Mb/s)

CASE 2:

For Fosc = 20 MHz, BRP<5:0> = 01h and Nominal Bit Time = 8 TQ: $TQ = (2 * 2)/20 = 0.2 \ \mu s \ (200 \ ns)$ TBIT = 8 * 0.2 = 1.6 $\ \mu s \ (1.6 * 10^{-6} s)$ Nominal Bit Rate = 1/1.6 * 10⁻⁶s = 625,000 bits/s (625 Kb/s)

CASE 3:

For FOSC = 25 MHz, BRP<5:0> = 3Fh and Nominal Bit Time = 25 TQ: $TQ = (2 * 64)/25 = 5.12 \ \mu s$ $TBIT = 25 * 5.12 = 128 \ \mu s (1.28 * 10^{-4} s)$ Nominal Bit Rate = 1/1.28 * 10⁻⁴ = 7813 bits/s (7.8 Kb/s)

The frequencies of the oscillators in the different nodes must be coordinated in order to provide a system wide specified nominal bit time. This means that all oscillators must have a Tosc that is an integral divisor of Tq. It should also be noted that although the number of Tq is programmable from 4 to 25, the usable minimum is 8 Tq. There is no assurance that a bit time of less than 8 Tq in length will operate correctly.

23.9.3 SYNCHRONIZATION SEGMENT

This part of the bit time is used to synchronize the various CAN nodes on the bus. The edge of the input signal is expected to occur during the sync segment. The duration is 1 Tq.

23.9.4 PROPAGATION SEGMENT

This part of the bit time is used to compensate for physical delay times within the network. These delay times consist of the signal propagation time on the bus line and the internal delay time of the nodes. The length of the Propagation Segment can be programmed from 1 TQ to 8 TQ by setting the PRSEG2:PRSEG0 bits.

23.9.5 PHASE BUFFER SEGMENTS

The phase buffer segments are used to optimally locate the sampling point of the received bit within the nominal bit time. The sampling point occurs between Phase Segment 1 and Phase Segment 2. These segments can be lengthened or shortened by the resynchronization process. The end of Phase Segment 1 determines the sampling point within a bit time. Phase Segment 1 is programmable from 1 To to 8 To in duration. Phase Segment 2 provides delay before the next transmitted data transition and is also programmable from 1 TQ to 8 TQ in duration. However, due to IPT requirements, the actual minimum length of Phase Segment 2 is 2 To, or it may be defined to be equal to the greater of Phase Segment 1 or the Information Processing Time (IPT). The sampling point should be as late as possible or approximately 80% of the bit time.

23.9.6 SAMPLE POINT

The sample point is the point of time at which the bus level is read and the value of the received bit is determined. The sampling point occurs at the end of Phase Segment 1. If the bit timing is slow and contains many Tq, it is possible to specify multiple sampling of the bus line at the sample point. The value of the received bit is determined to be the value of the majority decision of three values. The three samples are taken at the sample point and twice before, with a time of Tq/2 between each sample.

23.9.7 INFORMATION PROCESSING TIME

The Information Processing Time (IPT) is the time segment starting at the sample point that is reserved for calculation of the subsequent bit level. The CAN specification defines this time to be less than or equal to 2 Tq. The PIC18F2682/2685/4682/4685 devices define this time to be 2 Tq. Thus, Phase Segment 2 must be at least 2 Tq long.

23.10 Synchronization

To compensate for phase shifts between the oscillator frequencies of each of the nodes on the bus, each CAN controller must be able to synchronize to the relevant signal edge of the incoming signal. When an edge in the transmitted data is detected, the logic will compare the location of the edge to the expected time (Sync_Seg). The circuit will then adjust the values of Phase Segment 1 and Phase Segment 2 as necessary. There are two mechanisms used for synchronization.

23.10.1 HARD SYNCHRONIZATION

Hard synchronization is only done when there is a recessive to dominant edge during a bus Idle condition, indicating the start of a message. After hard synchronization, the bit time counters are restarted with Sync_Seg. Hard synchronization forces the edge which has occurred to lie within the synchronization segment of the restarted bit time. Due to the rules of synchronization, if a hard synchronization occurs, there will not be a resynchronization within that bit time.

23.10.2 RESYNCHRONIZATION

As a result of resynchronization, Phase Segment 1 may be lengthened or Phase Segment 2 may be shortened. The amount of lengthening or shortening of the phase buffer segments has an upper bound given by the Synchronization Jump Width (SJW). The value of the SJW will be added to Phase Segment 1 (see Figure 23-6) or subtracted from Phase Segment 2 (see Figure 23-7). The SJW is programmable between 1 Tq and 4 Tq.

Clocking information will only be derived from recessive to dominant transitions. The property, that only a fixed maximum number of successive bits have the same value, ensures resynchronization to the bit stream during a frame. The phase error of an edge is given by the position of the edge relative to Sync_Seg, measured in Tq. The phase error is defined in magnitude of Tq as follows:

- e = 0 if the edge lies within Sync_Seg.
- e > 0 if the edge lies before the sample point.
- e < 0 if the edge lies after the sample point of the previous bit.

If the magnitude of the phase error is less than, or equal to, the programmed value of the Synchronization Jump Width, the effect of a resynchronization is the same as that of a hard synchronization.


If the magnitude of the phase error is larger than the Synchronization Jump Width and if the phase error is positive, then Phase Segment 1 is lengthened by an amount equal to the Synchronization Jump Width.

If the magnitude of the phase error is larger than the resynchronization jump width and if the phase error is negative, then Phase Segment 2 is shortened by an amount equal to the Synchronization Jump Width.


23.10.3 SYNCHRONIZATION RULES

- Only one synchronization within one bit time is allowed.
- An edge will be used for synchronization only if the value detected at the previous sample point (previously read bus value) differs from the bus value immediately after the edge.
- All other recessive to dominant edges fulfilling rules 1 and 2 will be used for resynchronization, with the exception that a node transmitting a dominant bit will not perform a resynchronization as a result of a recessive to dominant edge with a positive phase error.

FIGURE 23-6: LENGTHENING A BIT PERIOD (ADDING SJW TO PHASE SEGMENT 1)



PIC18F2682/2685/4682/4685



23.11 Programming Time Segments

Some requirements for programming of the time segments:

- Prop_Seg + Phase_Seg 1 \geq Phase_Seg 2
- Phase_Seg $2 \ge$ Sync Jump Width.

For example, assume that a 125 kHz CAN baud rate is desired, using 20 MHz for Fosc. With a Tosc of 50 ns, a baud rate prescaler value of 04h gives a TQ of 500 ns. To obtain a Nominal Bit Rate of 125 kHz, the Nominal Bit Time must be 8 μ s or 16 TQ.

Using 1 TQ for the Sync_Seg, 2 TQ for the Prop_Seg and 7 TQ for Phase Segment 1 would place the sample point at 10 TQ after the transition. This leaves 6 TQ for Phase Segment 2.

By the rules above, the Sync Jump Width could be the maximum of 4 Tq. However, normally a large SJW is only necessary when the clock generation of the different nodes is inaccurate or unstable, such as using ceramic resonators. Typically, an SJW of 1 is enough.

23.12 Oscillator Tolerance

As a rule of thumb, the bit timing requirements allow ceramic resonators to be used in applications with transmission rates of up to 125 Kbit/sec. For the full bus speed range of the CAN protocol, a quartz oscillator is required. A maximum node-to-node oscillator variation of 1.7% is allowed.

23.13 Bit Timing Configuration Registers

The Baud Rate Control registers (BRGCON1, BRGCON2, BRGCON3) control the bit timing for the CAN bus interface. These registers can only be modified when the PIC18F2682/2685/4682/4685 devices are in Configuration mode.

23.13.1 BRGCON1

The BRP bits control the baud rate prescaler. The SJW<1:0> bits select the synchronization jump width in terms of multiples of TQ.

23.13.2 BRGCON2

The PRSEG bits set the length of the propagation segment in terms of Tq. The SEG1PH bits set the length of Phase Segment 1 in To. The SAM bit controls how many times the RXCAN pin is sampled. Setting this bit to a '1' causes the bus to be sampled three times: twice at TQ/2 before the sample point and once at the normal sample point (which is at the end of Phase Segment 1). The value of the bus is determined to be the value read during at least two of the samples. If the SAM bit is set to a '0', then the RXCAN pin is sampled only once at the sample point. The SEG2PHTS bit controls how the length of Phase Segment 2 is determined. If this bit is set to a '1', then the length of Phase Segment 2 is determined by the SEG2PH bits of BRGCON3. If the SEG2PHTS bit is set to a '0', then the length of Phase Segment 2 is the greater of Phase Segment 1 and the Information Processing Time (which is fixed at 2 TQ for the PIC18F2682/2685/4682/4685).

23.13.3 BRGCON3

The PHSEG2<2:0> bits set the length (in TQ) of Phase Segment 2 if the SEG2PHTS bit is set to a '1'. If the SEG2PHTS bit is set to a '0', then the PHSEG2<2:0> bits have no effect.

23.14 Error Detection

The CAN protocol provides sophisticated error detection mechanisms. The following errors can be detected.

23.14.1 CRC ERROR

With the Cyclic Redundancy Check (CRC), the transmitter calculates special check bits for the bit sequence, from the start of a frame until the end of the data field. This CRC sequence is transmitted in the CRC field. The receiving node also calculates the CRC sequence using the same formula and performs a comparison to the received sequence. If a mismatch is detected, a CRC error has occurred and an error frame is generated. The message is repeated.

23.14.2 ACKNOWLEDGE ERROR

In the Acknowledge field of a message, the transmitter checks if the Acknowledge slot (which was sent out as a recessive bit) contains a dominant bit. If not, no other node has received the frame correctly. An Acknowledge error has occurred, an error frame is generated and the message will have to be repeated.

23.14.3 FORM ERROR

If a node detects a dominant bit in one of the four segments, including End-of-Frame, interframe space, Acknowledge delimiter or CRC delimiter, then a form error has occurred and an error frame is generated. The message is repeated.

23.14.4 BIT ERROR

A bit error occurs if a transmitter sends a dominant bit and detects a recessive bit, or if it sends a recessive bit and detects a dominant bit, when monitoring the actual bus level and comparing it to the just transmitted bit. In the case where the transmitter sends a recessive bit and a dominant bit is detected during the arbitration field and the Acknowledge slot, no bit error is generated because normal arbitration is occurring.

23.14.5 STUFF BIT ERROR

If, between the Start-of-Frame and the CRC delimiter, six consecutive bits with the same polarity are detected, the bit stuffing rule has been violated. A stuff bit error occurs and an error frame is generated. The message is repeated.

23.14.6 ERROR STATES

Detected errors are made public to all other nodes via error frames. The transmission of the erroneous message is aborted and the frame is repeated as soon as possible. Furthermore, each CAN node is in one of the three error states: "error-active", "error-passive" or "bus-off", according to the value of the internal error counters. The error-active state is the usual state where the bus node can transmit messages and activate error frames (made of dominant bits) without any restrictions. In the error-passive state, messages and passive error frames (made of recessive bits) may be transmitted. The bus-off state makes it temporarily impossible for the station to participate in the bus communication. During this state, messages can neither be received nor transmitted.

23.14.7 ERROR MODES AND ERROR COUNTERS


The PIC18F2682/2685/4682/4685 devices contain two error counters: the Receive Error Counter (RXERRCNT) and the Transmit Error Counter (TXERRCNT). The values of both counters can be read by the MCU. These counters are incremented or decremented in accordance with the CAN bus specification.

The PIC18F2682/2685/4682/4685 devices are erroractive if both error counters are below the error-passive limit of 128. They are error-passive if at least one of the error counters equals or exceeds 128. They go to busoff if the transmit error counter equals or exceeds the bus-off limit of 256. The devices remain in this state until the bus-off recovery sequence is received. The bus-off recovery sequence consists of 128 occurrences of 11 consecutive recessive bits (see Figure 23-8). Note that the CAN module, after going bus-off, will recover back to error-active without any intervention by the MCU if the bus remains Idle for 128 x 11 bit times. If this is not desired, the error Interrupt Service Routine should address this. The current Error mode of the CAN module can be read by the MCU via the COMSTAT register.

Additionally, there is an Error State Warning flag bit, EWARN, which is set if at least one of the error counters equals or exceeds the error warning limit of 96. EWARN is reset if both error counters are less than the error warning limit.

PIC18F2682/2685/4682/4685

FIGURE 23-8: ERROR MODES STATE DIAGRAM



23.15 CAN Interrupts

The module has several sources of interrupts. Each of these interrupts can be individually enabled or disabled. The PIR3 register contains interrupt flags. The PIE3 register contains the enables for the 8 main interrupts. A special set of read-only bits in the CANSTAT register, the ICODE bits, can be used in combination with a jump table for efficient handling of interrupts.

All interrupts have one source, with the exception of the error interrupt and buffer interrupts in Mode 1 and 2. Any of the error interrupt sources can set the error interrupt flag. The source of the error interrupt can be determined by reading the Communication Status register, COMSTAT. In Mode 1 and 2, there are two interrupt enable/disable and flag bits – one for all transmit buffers and the other for all receive buffers.

The interrupts can be broken up into two categories: receive and transmit interrupts.

The receive related interrupts are:

- Receive Interrupts
- · Wake-up Interrupt
- Receiver Overrun Interrupt
- Receiver Warning Interrupt
- Receiver Error-Passive Interrupt
- The transmit related interrupts are:
- Transmit Interrupts
- Transmitter Warning Interrupt
- Transmitter Error-Passive Interrupt
- Bus-Off Interrupt

23.15.1 INTERRUPT CODE BITS

To simplify the interrupt handling process in user firmware, the ECAN module encodes a special set of bits. In Mode 0, these bits are ICODE<3:1> in the CANSTAT register. In Mode 1 and 2, these bits are EICODE<4:0> in the CANSTAT register. Interrupts are internally prioritized such that the higher priority interrupts are assigned lower values. Once the highest priority interrupt condition has been cleared, the code for the next highest priority interrupt that is pending (if any) will be reflected by the ICODE bits (see Table 23-5). Note that only those interrupt sources that have their associated interrupt enable bit set will be reflected in the ICODE bits.

In Mode 2, when a receive message interrupt occurs, the EICODE bits will always consist of '10000'. User firmware may use FIFO Pointer bits to actually access the next available buffer.

23.15.2 TRANSMIT INTERRUPT

When the transmit interrupt is enabled, an interrupt will be generated when the associated transmit buffer becomes empty and is ready to be loaded with a new message. In Mode 0, there are separate interrupt enable/disable and flag bits for each of the three dedicated transmit buffers. The TXBnIF bit will be set to indicate the source of the interrupt. The interrupt is cleared by the MCU, resetting the TXBnIF bit to a '0'. In Mode 1 and 2, all transmit buffers share one interrupt enable/ disable bit and one flag bit. In Mode 1 and 2, TXBnIE in PIE3 and TXBnIF in PIR3 indicate when a transmit buffer has completed transmission of its message. TXBnIF, TXBnIE and TXBnIP in PIR3, PIE3 and IPR3, respectively, are not used in Mode 1 and 2. Individual transmit buffer interrupts can be enabled or disabled by setting or clearing TXBIE and BIE0 register bits. When a shared interrupt occurs, user firmware must poll the TXREQ bit of all transmit buffers to detect the source of interrupt.

23.15.3 **RECEIVE INTERRUPT**

When the receive interrupt is enabled, an interrupt will be generated when a message has been successfully received and loaded into the associated receive buffer. This interrupt is activated immediately after receiving the End-Of-Frame (EOF) field.

In Mode 0, the RXBnIF bit is set to indicate the source of the interrupt. The interrupt is cleared by the MCU, resetting the RXBnIF bit to a '0'.

In Mode 1 and 2, all receive buffers share RXBIE, RXBIF and RXBIP in PIE3, PIR3 and IPR3, respectively. Bits RXBnIE, RXBnIF and RXBnIP are not used. Individual receive buffer interrupts can be controlled by the TXBIE and BIE0 registers. In Mode 1, when a shared receive interrupt occurs, user firmware must poll the RXFUL bit of each receive buffer to detect the source of interrupt. In Mode 2, a receive interrupt indicates that the new message is loaded into FIFO. FIFO can be read by using FIFO Pointer bits, FP.

ICODE <2:0>	Interrupt	Boolean Expression
000	None	ERR•WAK•TX0•TX1•TX2•RX0•RX1
001	Error	ERR
010	TXB2	ERR•TX0•TX1•TX2
011	TXB1	ERR•TX0•TX1
100	TXB0	ERR•TX0
101	RXB1	ERR•TX0•TX1•TX2•RX0•RX1
110	RXB0	ERR•TX0•TX1•TX2•RX0
111	Wake on Interrupt	ERR•TX0•TX1•TX2•RX0•RX1•WAK
Legend		1

TABLE 23-5: VALUES FOR ICODE<3:1>

Legend:

ERR = ERRIF * ERRIE RX0 = RXB0IF * RXB0IE TX0 = TXB0IF * TXB0IE RX1 = RXB1IF * RXB1IE TX1 = TXB1IF * TXB1IE WAK = WAKIF * WAKIE TX2 = TXB2IF * TXB2IE

23.15.4 MESSAGE ERROR INTERRUPT

When an error occurs during transmission or reception of a message, the message error flag, IRXIF, will be set and if the IRXIE bit is set, an interrupt will be generated. This is intended to be used to facilitate baud rate determination when used in conjunction with Listen Only mode.

23.15.5 BUS ACTIVITY WAKE-UP INTERRUPT

When the PIC18F2682/2685/4682/4685 devices are in Sleep mode and the bus activity wake-up interrupt is enabled, an interrupt will be generated and the WAKIF bit will be set when activity is detected on the CAN bus. This interrupt causes the PIC18F2682/2685/4682/ 4685 devices to exit Sleep mode. The interrupt is reset by the MCU, clearing the WAKIF bit.

23.15.6 ERROR INTERRUPT

When the error interrupt is enabled, an interrupt is generated if an overflow condition occurs or if the error state of the transmitter or receiver has changed. The error flags in COMSTAT will indicate one of the following conditions.

23.15.6.1 Receiver Overflow

An overflow condition occurs when the MAB has assembled a valid received message (the message meets the criteria of the acceptance filters) and the receive buffer associated with the filter is not available for loading of a new message. The associated RXBnOVFL bit in the COMSTAT register will be set to indicate the overflow condition. This bit must be cleared by the MCU.

23.15.6.2 Receiver Warning

The receive error counter has reached the MCU warning limit of 96.

23.15.6.3 Transmitter Warning

The transmit error counter has reached the MCU warning limit of 96.

23.15.6.4 Receiver Bus Passive

The receive error counter has exceeded the errorpassive limit of 127 and the device has gone to error-passive state.

23.15.6.5 Transmitter Bus Passive

The transmit error counter has exceeded the errorpassive limit of 127 and the device has gone to error-passive state.

23.15.6.6 Bus-Off

The transmit error counter has exceeded 255 and the device has gone to bus-off state.

23.15.6.7 Interrupt Acknowledge

Interrupts are directly associated with one or more status flags in the PIR register. Interrupts are pending as long as one of the flags is set. Once an interrupt flag is set by the device, the flag can not be reset by the microcontroller until the interrupt condition is removed.

24.0 SPECIAL FEATURES OF THE CPU

PIC18F2682/2685/4682/4685 devices include several features intended to maximize reliability and minimize cost through elimination of external components. These are:

- Oscillator Selection
- Resets:
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- Fail-Safe Clock Monitor
- · Two-Speed Start-up
- Code Protection
- ID Locations
- · In-Circuit Serial Programming

The oscillator can be configured for the application depending on frequency, power, accuracy and cost. All of the options are discussed in detail in **Section 2.0 "Oscillator Configurations"**.

A complete discussion of device Resets and interrupts is available in previous sections of this data sheet.

In addition to their Power-up and Oscillator Start-up Timers provided for Resets, PIC18F2682/2685/4682/ 4685 devices have a Watchdog Timer, which is either permanently enabled via the Configuration bits or software controlled (if configured as disabled). The inclusion of an internal RC oscillator also provides the additional benefits of a Fail-Safe Clock Monitor (FSCM) and Two-Speed Start-up. FSCM provides for background monitoring of the peripheral clock and automatic switchover in the event of its failure. Two-Speed Start-up enables code to be executed almost immediately on start-up, while the primary clock source completes its start-up delays.

All of these features are enabled and configured by setting the appropriate Configuration register bits.

24.1 Configuration Bits

The Configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped starting at program memory location 300000h.

The user will note that address 300000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h-3FFFFh), which can only be accessed using table reads and table writes.

Programming the Configuration registers is done in a manner similar to programming the Flash memory. The WR bit in the EECON1 register starts a self-timed write to the Configuration register. In normal operation mode, a TBLWT instruction with the TBLPTR pointing to the Configuration register sets up the address and the data for the Configuration register write. Setting the WR bit starts a long write to the Configuration registers are written a byte at a time. To write or erase a configuration cell, a TBLWT instruction can write a '1' or a '0' into the cell. For additional details on Flash program Memory".

TABLE 24-1: CONFIGURATION BITS AND DEVICE IDs

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value
300001h	CONFIG1H	IESO	FCMEN	_	_	FOSC3	FOSC2	FOSC1	FOSC0	00 0111
300002h	CONFIG2L	-	_	_	BORV1	BORV0	BOREN1	BOREN0	PWRTEN	1 1111
300003h	CONFIG2H	_	_		WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN	1 1111
300005h	CONFIG3H	MCLRE	—	_	_		LPT10SC	PBADEN	—	101-
300006h	CONFIG4L	DEBUG	XINST	BBSIZ1	BBSIZ2		LVP		STVREN	1000 -1-1
300008h	CONFIG5L	_	_	CP5 ⁽¹⁾	CP4	CP3	CP2	CP1	CP0	11 1111
300009h	CONFIG5H	CPD	CPB	_	_	_	—	_	—	11
30000Ah	CONFIG6L		_	WRT5 ⁽¹⁾	WRT4	WRT3	WRT2	WRT1	WRT0	11 1111
30000Bh	CONFIG6H	WRTD	WRTB	WRTC			_		_	111
30000Ch	CONFIG7L	_	_	EBTR5 ⁽¹⁾	EBTR4	EBTR3	EBTR2	EBTR1	EBTR0	11 1111
30000Dh	CONFIG7H		EBTRB		_	_	_	_	_	-1
3FFFFEh	DEVID1	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	×××× ×××××(2)
3FFFFFh	DEVID2	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	×××× ×××××(2)

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition. Shaded cells are unimplemented, read as '0'. **Note 1:** Unimplemented in PIC18F2682/4682 devices; maintain this blt set.

2: See Register 24-12 and Register 24-13 for DEVID1 and DEVID2 values. DEVID registers are read-only and cannot be programmed by the user.

PIC18F2682/2685/4682/4685

REGISTER 24-1: CONFIG1H: CONFIGURATION REGISTER 1 HIGH (BYTE ADDRESS 300001h)

R/P-0	R/P-0	U-0	U-0	R/P-0	R/P-1	R/P-1	R/P-1
IESO	FCMEN		—	FOSC3	FOSC2	FOSC1	FOSC0
bit 7						•	bit 0
Legend:							
R = Readable	e bit	P = Programn	nable bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value wh	hen device is unp	programmed		u = Unchange	ed from prograr	nmed state	
bit 7	1 = Oscillator	I/External Osci Switchover mo Switchover mo	de enabled	ver bit			
bit 6	FCMEN: Fail-Safe Clock Monitor Enable bit 1 = Fail-Safe Clock Monitor enabled 0 = Fail-Safe Clock Monitor disabled						
bit 5-4	Unimplement	ted: Read as ')'				
bit 3-0	Unimplemented: Read as '0' FOSC3:FOSC0: Oscillator Selection bits 11xx = External RC oscillator, CLKO function on RA6 101x = External RC oscillator, CLKO function on RA6 1001 = Internal oscillator block, CLKO function on RA6, port function on RA7 1000 = Internal oscillator block, port function on RA6 and RA7 0111 = External RC oscillator, port function on RA6 0110 = HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1) 0101 = EC oscillator, port function on RA6 0100 = EC oscillator, CLKO function on RA6 0110 = HS oscillator, CLKO function on RA6 0011 = External RC oscillator, CLKO function on RA6 0011 = External RC oscillator, CLKO function on RA6 0010 = HS oscillator 0011 = XT oscillator						

REGISTER 24-2: CONFIG2L: CONFIGURATION REGISTER 2 LOW (BYTE ADDRESS 300002h)

					•		,				
U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1				
	_	_	BORV1	BORV0	BOREN1 ⁽¹⁾	BOREN0 ⁽¹⁾	PWRTEN ⁽¹⁾				
bit 7	•						bit (
Legend:											
R = Readable	e bit	P = Program	nable bit	U = Unimpler	mented bit, read	as '0'					
-n = Value wł	nen device is unp	programmed		u = Unchang	ed from progran	nmed state					
bit 7-5	Unimplemen	ted: Read as '	0'								
bit 4-3	BORV1:BOR	V0: Brown-out	Reset Voltage	e bits							
	11 = Minimum setting										
	•										
	•										
	00 = Maximur	m settina									
bit 2-1		0	out Reset Ena	able bits ⁽¹⁾							
		BOREN1:BOREN0: Brown-out Reset Enable bits ⁽¹⁾ 11 = Brown-out Reset enabled in hardware only (SBOREN is disabled)									
	10 = Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)										
	01 = Brown-out Reset enabled and controlled by software (SBOREN is enabled)										
	00 = Brown-out Reset disabled in hardware and software										
bit 0	PWRTEN: Po	PWRTEN: Power-up Timer Enable bit ⁽¹⁾									
	1 = PWRT disabled										
	1 = PWRT dis 0 = PWRT en										

Note 1: The Power-up Timer is decoupled from Brown-out Reset, allowing these features to be independent controlled.

U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
_	_		WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN
bit 7							bit (
Logondu							
Legend:	L I_ L :4	D. Davana				L = = (O)	
R = Reada		P = Program	mable bit		mented bit, reac		
-n = Value	when device is unp	rogrammed		u = Unchang	ed from prograr	nmed state	
bit 7-5	Unimplement	ted: Read as					
bit 4-1	WDTPS3:WD	TPS0: Watch	dog Timer Pos	tscale Select b	oits		
	1111 = 1:32,7	68					
	1110 = 1:16,3	84					
	1101 = 1:8,19	2					
	1100 = 1:4,09	6					
	1011 = 1:2,04						
	1010 = 1:1,02	24					
	1001 = 1:512						
	1000 = 1:256						
	0111 = 1:128						
	0110 = 1:64						
	0101 = 1:32						
	0100 = 1:16						
	0011 = 1:8 0010 = 1:4						
	0010 = 1.4 0001 = 1:2						
	0000 = 1:1						
bit 0	WDTEN: Wat	chdoa Timer I	- nable hit				
	1 = WDT enal	-					
			s placed on the		\		
			s placed on the)		

REGISTER 24-3: CONFIG2H: CONFIGURATION REGISTER 2 HIGH (BYTE ADDRESS 300003h)

REGISTER 24-4: CONFIG3H: CONFIGURATION REGISTER 3 HIGH (BYTE ADDRESS 300005h)

					· ·		
R/P-1	U-0	U-0	U-0	U-0	R/P-0	R/P-1	U-0
MCLRE		—	_	—	LPT1OSC	PBADEN	—
bit 7	it 7						bit 0
Legend:							
R = Readable	bit	P = Programm	nable bit	U = Unimpler	mented bit, read	as '0'	
-n = Value whe	en device is unp	programmed		u = Unchang	ed from progran	nmed state	
bit 7 bit 6-3	MCLRE: MCLR Pin Enable bit 1 = MCLR pin enabled; RE3 input pin disabled 0 = RE3 input pin enabled; MCLR disabled Unimplemented: Read as '0'						
bit 2	1 = Timer1 co	ow-Power Time onfigured for lov onfigured for hig	v-power opera	ation			
bit 1	 PBADEN: PORTB A/D Enable bit (Affects ADCON1 Reset state. ADCON1 controls PORTB<4:0> pin configuration.) 1 = PORTB<4:0> pins are configured as analog input channels on Reset 0 = PORTB<4:0> pins are configured as digital I/O on Reset 						
bit 0	Unimplemen	ted: Read as '	כי				

REGISTER 24-5: CONFIG4L: CONFIGURATION REGISTER 4 LOW (BYTE ADDRESS 300006h)

R/P-1	R/P-0	R/P-0	R/P-0	U-0	R/P-1	U-0	R/P-1
DEBUG	XINST	BBSIZ1	BBSIZ2	_	LVP	_	STVREN
bit 7	•		•				bit 0

Legend:							
R = Readable	bit P = Program	imable bit	U = Unimplemented bit, read as '0'				
-n = Value when device is unprogrammed u = Unchanged from programmed state							
bit 7		disabled, RB6 a	it and RB7 configured as general purpose I/O pins and RB7 are dedicated to In-Circuit Debug				
bit 6	XINST: Extended Instruction Set Enable bit 1 = Instruction set extension and Indexed Addressing mode enabled 0 = Instruction set extension and Indexed Addressing mode disabled (Legacy mode)						
bit 5	BBSIZ1: Boot Block Size Select Bit 1 11 = 4K words (8 Kbytes) boot block 10 = 4K words (8 Kbytes) boot block						
bit 4	BBSIZ2: Boot Block Size S 01 = 2K words (4 Kbytes) 00 = 1K words (2 Kbytes)	boot block					
bit 3	Unimplemented: Read as	'0'					
bit 2	LVP: Single-Supply ICSP™ Enable bit 1 = Single-Supply ICSP enabled 0 = Single-Supply ICSP disabled						
bit 1	Unimplemented: Read as	'0'					
bit 0	STVREN: Stack Full/Under 1 = Stack full/underflow wil 0 = Stack full/underflow wil	l cause Reset					

PIC18F2682/2685/4682/4685

REGISTER 24-6: CONFIG5L: CONFIGURATION REGISTER 5 LOW (BYTE ADDRESS 300008h)

U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1	R/C-1	R/C-1
_		CP5 ⁽¹⁾	CP4	CP3	CP2	CP1	CP0
bit 7							bit (
Legend:							
Legenu. R = Readable	a hit	C = Clearable	hit	II – Unimplor	nented bit, read	1 00 (0)	
				•			
-n = value wr	nen device is unp	orogrammed		u = Unchange	ed from program	nmed state	
bit 7-6	Unimplement	t od: Read as '	∩'				
bit 5	CP5: Code Pr		0				
	1 = Block 5 (0		=h) not code-i	protected			
	0 = Block 5 (0)		, ,				
bit 4	CP4: Code Pr	otection bit	, ,				
	1 = Block 4 (0	10000-013FFI	-h) not code-	protected			
	0 = Block 4 (0						
bit 3	CP3: Code Pr	otection bit					
	1 = Block 3 (0	0C000-00FFF	Fh) not code-	protected			
	0 = Block 3 (0	0C000-00FFF	Fh) code-prot	tected			
bit 2	CP2: Code Pr	otection bit					
	1 = Block 2 (0						
	0 = Block 2 (0		Fh) code-prot	ected			
bit 1	CP1: Code Pr						
	1 = Block 1 (0						
	0 = Block 1 (0		-n) code-prot	ected			
bit 0	CP0: Code Pr						
	1 = Block 0 (0	00800-003FFI	-n) not code-i	protected			

Note 1: Unimplemented in PIC18F2682/4682 devices; maintain this bit set.

REGISTER 24-7: CONFIG5H: CONFIGURATION REGISTER 5 HIGH (BYTE ADDRESS 300009h)

R/C-1	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0
CPD	СРВ	—	—	—	—	—	—
bit 7							bit 0
Legend:							
R = Readable	bit	C = Clearable	bit	U = Unimpler	nented bit, read	as '0'	
-n = Value whe	n device is unp	programmed		u = Unchang	ed from progran	nmed state	
bit 7	CPD: Data EB	EPROM Code I	Protection bit				
	1 = Data EEP	ROM not code	-protected				
	0 = Data EEP	ROM code-pro	otected				
bit 6	CPB: Boot Bl	ock Code Prote	ection bit				
	1 = Boot Block (000000-0007FFh) not code-protected						
	0 = Boot Block (000000-0007FFh) code-protected						
bit 5-0	Unimplemen	ted: Read as '					

REGISTER 24-8: CONFIG6L: CONFIGURATION REGISTER 6 LOW (BYTE ADDRESS 30000Ah)

U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1	R/C-1	R/C-1
—	—	WRT5 ⁽¹⁾	WRT4	WRT3	WRT2	WRT1	WRT0
bit 7							bit 0

Legend:								
R = Readal	ble bit	C = Clearable bit	U = Unimplemented bit, read as '0'					
-n = Value	when device	is unprogrammed	u = Unchanged from programmed state					
bit 7-6	Unimple	emented: Read as '0'						
bit 5		WRT5: Write Protection bit ⁽¹⁾						
	1 = Bloc	 1 = Block 5 (014000-017FFFh) not write-protected 0 = Block 5 (014000-017FFFh) write-protected 						
bit 4	WRT4: \	Vrite Protection bit						
1 = Block 4 (010000-013FFFh) not write-protected0 = Block 4 (010000-013FFFh) write-protected								
bit 3	WRT3: \	Vrite Protection bit						
		k 3 (00C000-00FFFFh) not w k 3 (00C000-00FFFFh) write-	•					
bit 2	WRT2: \	Vrite Protection bit						
		k 2 (008000-00BFFFh) not w k 2 (008000-00BFFFh) write-	•					
bit 1	WRT1: \	Vrite Protection bit						
		 Block 1 (004000-007FFFh) not write-protected Block 1 (004000-007FFFh) write-protected 						
bit 0	1 = Bloc	Write Protection bit k 0 (000800-003FFFh) not wr k 0 (000800-003FFFh) write-j	•					

Note 1: Unimplemented in PIC18F2682/4682 devices; maintain this bit set.

PIC18F2682/2685/4682/4685

REGISTER 24-9: CONFIG6H: CONFIGURATION REGISTER 6 HIGH (BYTE ADDRESS 30000Bh)

					-			
R/C-1	R/C-1	R-1	U-0	U-0	U-0	U-0	U-0	
WRTD	WRTB	WRTC ⁽¹⁾	—	_	—	—	—	
bit 7							bit 0	
Legend:								
R = Readable	bit	C = Clearable	bit	U = Unimpler	mented bit, read	as '0'		
-n = Value whe	en device is unp	programmed		u = Unchang	ed from progran	nmed state		
bit 7	t 7 WRTD: Data EEPROM Write Protection bit 1 = Data EEPROM not write-protected							
		ROM write-pro						
bit 6	WRTB: Boot	Block Write Pro	otection bit					
		k (000000-000 k (000000-000	,					
bit 5	WRTC: Confi	guration Regist	ter Write Prote	ection bit ⁽¹⁾				
	0	ition registers (ition registers (,				
bit 4-0	Unimplemen	ted: Read as '	כ'					

Note 1: This bit is read-only in normal execution mode; it can be written only in Program mode.

REGISTER 24-10: CONFIG7L: CONFIGURATION REGISTER 7 LOW (BYTE ADDRESS 30000Ch)

U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1	R/C-1	R/C-1
_		EBTR5 ⁽¹⁾	EBTR4	EBTR3	EBTR2	EBTR1	EBTR0
pit 7							bit (
_egend:							
R = Readable	bit	C = Clearable	bit	U = Unimpler	nented bit, read	as '0'	
n = Value whe	en device is unp	programmed		u = Unchange	ed from progran	nmed state	
oit 7-6	Unimplemen	ted: Read as '	0'				
pit 5	EBTR5: Table	e Read Protect	ion bit ⁽¹⁾				
					reads executed		
	0 = Block 5 (0	14000-017FFF	h) protected	from table read	Is executed in o	ther blocks	
bit 4	EBTR4: Table Read Protection bit						
	•		<i>'</i>		reads executed		
			<i>,</i> .	from table read	Is executed in o	ther blocks	
bit 3		e Read Protect					
					reads executed ds executed in c		
oit 2	-	e Read Protecti					
<i>/// 2</i>				ted from table	reads executed	in other blocks	
					ds executed in c		
pit 1	EBTR1: Table	Read Protect	ion bit				
	1 = Block 1 (0	04000-007FFF	h) not protec	ted from table i	reads executed	in other blocks	
	0 = Block 1 (0	04000-007FFF	h) protected	from table read	Is executed in o	ther blocks	
pit 0	EBTR0: Table	e Read Protect	ion bit				
					reads executed		
	0 = Block 0 (0	00800-003FFF	-h) protected	from table read	Is executed in o	ther blocks	

Note 1: Unimplemented in PIC18F2682/4682 devices; maintain this bit set.

REGISTER 24-11: CONFIG7H: CONFIGURATION REGISTER 7 HIGH (BYTE ADDRESS 30000Dh)

U-0	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0
—	EBTRB	—	—	—	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
-n = Value when device	is unprogrammed	u = Unchanged from programmed state

bit 7	Unimplemented: Read as '0'
bit 6	EBTRB: Boot Block Table Read Protection bit
	 1 = Boot Block (000000-0007FFh) not protected from table reads executed in other blocks 0 = Boot Block (000000-0007FFh) protected from table reads executed in other blocks
bit 5-0	Unimplemented: Read as '0'

REGISTER 24-12: DEVID1: DEVICE ID REGISTER 1 FOR PIC18F2682/2685/4682/4685

R	R	R	R	R	R	R	R	
DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	
bit 7	·	•					bit 0	
Legend:								
R = Read-or	R = Read-only bit P = Programmable bit U = Unimplemented bit, read as '0'							
-n = Value when device is unprogrammed			u = Unchanged from programmed state					
bit 7-5	DEV2:DEV0: Device ID bits							
	000 = PIC18F2682							
	001 = PIC18F2685							
	010 = PIC18F4682							
	011 = PIC18F4685							
bit 4-0	REV3:REV0: Revision ID bits							

REGISTER 24-13: DEVID2: DEVICE ID REGISTER 2 FOR PIC18F2682/2685/4682/4685

These bits are used to indicate the device revision.

R	R	R	R	R	R	R	R
DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3
bit 7							bit 0

Legend:		
R = Read-only bit	P = Programmable bit	U = Unimplemented bit, read as '0'
-n = Value when device is	unprogrammed	u = Unchanged from programmed state

bit 7-0 DEV10:DEV3: Device ID bits These bits are used with the DEV2:DEV0 bits in Device ID Register 1 to identify the part number. 0010 0111 = PIC18F2682/2685/4682/4685 devices

Note 1: These values for DEV10:DEV3 may be shared with other devices. The specific device is always identified by using the entire DEV10:DEV0 bit sequence.

24.2 Watchdog Timer (WDT)

For PIC18F2682/2685/4682/4685 devices, the WDT is driven by the INTRC source. When the WDT is enabled, the clock source is also enabled. The nominal WDT period is 4 ms and has the same stability as the INTRC oscillator.

The 4 ms period of the WDT is multiplied by a 16-bit postscaler. Any output of the WDT postscaler is selected by a multiplexer, controlled by bits in Configuration Register 2H. Available periods range from 4 ms to 131.072 seconds (2.18 minutes). The WDT and postscaler are cleared when any of the following events occur: a SLEEP or CLRWDT instruction is executed, the IRCF bits (OSCCON<6:4>) are changed or a clock failure has occurred.

- Note 1: The CLRWDT and SLEEP instructions clear the WDT and postscaler counts when executed.
 - 2: Changing the setting of the IRCF bits (OSCCON<6:4>) clears the WDT and postscaler counts.
 - **3:** When a CLRWDT instruction is executed, the postscaler count will be cleared.

24.2.1 CONTROL REGISTER

Register 24-14 shows the WDTCON register. This is a readable and writable register which contains a control bit that allows software to override the WDT enable Configuration bit, but only if the Configuration bit has disabled the WDT.




FIGURE 24-1: WDT BLOCK DIAGRAM

REGISTER 24-14: WDTCON: WATCHDOG TIMER CONTROL REGISTER

- - - - SWDTEN ⁽¹⁾ bit 7 bit 0 bit 0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
bit 7 bit 0	—	—			—	—	_	SWDTEN ⁽¹⁾
	bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-1	Unimplemented: Read as '0'
bit 0	SWDTEN: Software Controlled Watchdog Timer Enable bit ⁽¹⁾
	1 = Watchdog Timer is on
	0 = Watchdog Timer is off

Note 1: This bit has no effect if the Configuration bit, WDTEN, is enabled.

TABLE 24-2: SUMMARY OF WATCHDOG TIMER REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
RCON	IPEN	SBOREN	_	RI	TO	PD	POR	BOR	50
WDTCON	—	—						SWDTEN	52

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Watchdog Timer.

24.3 **Two-Speed Start-up**

The Two-Speed Start-up feature helps to minimize the latency period from oscillator start-up to code execution by allowing the microcontroller to use the INTRC oscillator as a clock source until the primary clock source is available. It is enabled by setting the IESO Configuration bit.

Two-Speed Start-up should be enabled only if the primary oscillator mode is LP, XT, HS or HSPLL (Crystal-based modes). Other sources do not require an OST start-up delay; for these, Two-Speed Start-up should be disabled.

When enabled, Resets and wake-ups from Sleep mode cause the device to configure itself to run from the internal oscillator block as the clock source, following the time-out of the Power-up Timer after a Power-on Reset is enabled. This allows almost immediate code execution while the primary oscillator starts and the OST is running. Once the OST times out, the device automatically switches to PRI RUN mode.

Because the OSCCON register is cleared on Reset events, the INTOSC (or postscaler) clock source is not initially available after a Reset event; the INTRC clock is used directly at its base frequency. To use a higher clock speed on wake-up, the INTOSC or postscaler clock sources can be selected to provide a higher clock speed by setting bits, IRCF2:IRCF0, immediately after

Reset. For wake-ups from Sleep, the INTOSC or postscaler clock sources can be selected by setting the IRCF2:IRCF0 bits prior to entering Sleep mode.

In all other power-managed modes, Two-Speed Start-up is not used. The device will be clocked by the currently selected clock source until the primary clock source becomes available. The setting of the IESO bit is ignored.

24.3.1 SPECIAL CONSIDERATIONS FOR USING TWO-SPEED START-UP

While using the INTRC oscillator in Two-Speed Start-up, the device still obeys the normal command sequences for entering power-managed modes, including serial SLEEP instructions (refer to Section 3.1.4 "Multiple Sleep Commands"). In practice, this means that user code can change the SCS1:SCS0 bit settings or issue SLEEP instructions before the OST times out. This would allow an application to briefly wake-up, perform routine "housekeeping" tasks and return to Sleep before the device starts to operate from the primary oscillator.

User code can also check if the primary clock source is currently providing the device clocking by checking the status of the OSTS bit (OSCCON<3>). If the bit is set, the primary oscillator is providing the clock. Otherwise, the internal oscillator block is providing the clock during wake-up from Reset or Sleep mode.





FIGURE 24-2: TIMING TRANSITION FOR TWO-SPEED START-UP (INTOSC TO HSPLL)

24.4 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the microcontroller to continue operation in the event of an external oscillator failure by automatically switching the device clock to the internal oscillator block. The FSCM function is enabled by setting the FCMEN Configuration bit.

When FSCM is enabled, the INTRC oscillator runs at all times to monitor clocks to peripherals and provide a backup clock in the event of a clock failure. Clock monitoring (shown in Figure 24-3) is accomplished by creating a sample clock signal, which is the INTRC output divided by 64. This allows ample time between FSCM sample clocks for a peripheral clock edge to occur. The peripheral device clock and the sample clock are presented as inputs to the Clock Monitor latch (CM). The CM is set on the falling edge of the device clock source, but cleared on the rising edge of the sample clock.





Clock failure is tested for on the falling edge of the sample clock. If a sample clock falling edge occurs while CM is still set, a clock failure has been detected (Figure 24-4). This causes the following:

- the FSCM generates an oscillator fail interrupt by setting bit, OSCFIF (PIR2<7>);
- the device clock source is switched to the internal oscillator block (OSCCON is not updated to show the current clock source – this is the fail-safe condition); and
- · the WDT is reset.

During switchover, the postscaler frequency from the internal oscillator block may not be sufficiently stable for timing sensitive applications. In these cases, it may be desirable to select another clock configuration and enter an alternate power-managed mode. This can be done to attempt a partial recovery or execute a controlled shutdown. See Section 3.1.4 "Multiple Sleep Commands" and Section 24.3.1 "Special Considerations for Using Two-Speed Start-up" for more details.

To use a higher clock speed on wake-up, the INTOSC or postscaler clock sources can be selected to provide a higher clock speed by setting bits, IRCF2:IRCF0, immediately after Reset. For wake-ups from Sleep, the INTOSC or postscaler clock sources can be selected by setting the IRCF2:IRCF0 bits prior to entering Sleep mode.

The FSCM will detect failures of the primary or secondary clock sources only. If the internal oscillator block fails, no failure would be detected, nor would any action be possible.

24.4.1 FSCM AND THE WATCHDOG TIMER


Both the FSCM and the WDT are clocked by the INTRC oscillator. Since the WDT operates with a separate divider and counter, disabling the WDT has no effect on the operation of the INTRC oscillator when the FSCM is enabled.

As already noted, the clock source is switched to the INTOSC clock when a clock failure is detected. Depending on the frequency selected by the IRCF2:IRCF0 bits, this may mean a substantial change in the speed of code execution. If the WDT is enabled with a small prescale value, a decrease in clock speed allows a WDT time-out to occur and a subsequent device Reset. For this reason, fail-safe clock events also reset the WDT and postscaler, allowing it to start timing from when execution speed was changed and decreasing the likelihood of an erroneous time-out.

24.4.2 EXITING FAIL-SAFE OPERATION

The fail-safe condition is terminated by either a device Reset or by entering a power-managed mode. On Reset, the controller starts the primary clock source specified in Configuration Register 1H (with any required start-up delays that are required for the oscillator mode, such as OST or PLL timer). The INTOSC multiplexer provides the device clock until the primary clock source becomes ready (similar to a Two-Speed Start-up). The clock source is then switched to the primary clock (indicated by the OSTS bit in the OSCCON register becoming set). The Fail-Safe Clock Monitor then resumes monitoring the peripheral clock.

The primary clock source may never become ready during start-up. In this case, operation is clocked by the INTOSC multiplexer. The OSCCON register will remain in its Reset state until a power-managed mode is entered.



24.4.3 FSCM INTERRUPTS IN POWER-MANAGED MODES

By entering a power-managed mode, the clock multiplexer selects the clock source selected by the OSCCON register. Fail-Safe Monitoring of the powermanaged clock source resumes in the power-managed mode.

If an oscillator failure occurs during power-managed operation, the subsequent events depend on whether or not the oscillator failure interrupt is enabled. If enabled (OSCFIF = 1), code execution will be clocked by the INTOSC multiplexer. An automatic transition back to the failed clock source will not occur.

If the interrupt is disabled, subsequent interrupts while in Idle mode will cause the CPU to begin executing instructions while being clocked by the INTOSC source.

24.4.4 POR OR WAKE-UP FROM SLEEP

The FSCM is designed to detect oscillator failure at any point after the device has exited Power-on Reset (POR) or low-power Sleep mode. When the primary device clock is EC, RC or INTRC, monitoring can begin immediately following these events.

For oscillator modes involving a crystal or resonator (HS, HSPLL, LP or XT), the situation is somewhat different. Since the oscillator may require a start-up

time considerably longer than the FCSM sample clock time, a false clock failure may be detected. To prevent this, the internal oscillator block is automatically configured as the device clock and functions until the primary clock is stable (the OST and PLL timers have timed out). This is identical to Two-Speed Start-up mode. Once the primary clock is stable, the INTRC returns to its role as the FSCM source.

Note: The same logic that prevents false oscillator failure interrupts on POR, or wake from Sleep, will also prevent the detection of the oscillator's failure to start at all following these events. This can be avoided by monitoring the OSTS bit and using a timing routine to determine if the oscillator is taking too long to start. Even so, no oscillator failure interrupt will be flagged.

As noted in Section 24.3.1 "Special Considerations for Using Two-Speed Start-up", it is also possible to select another clock configuration and enter an alternate power-managed mode while waiting for the primary clock to become stable. When the new power-managed mode is selected, the primary clock is disabled.

24.5 Program Verification and Code Protection

The overall structure of the code protection on the PIC18 Flash devices differs significantly from other PIC devices.

The user program memory is divided into five blocks. One of these is a boot block of 2 Kbytes. The remainder of the memory is divided into four blocks on binary boundaries. Each of the five blocks has three code protection bits associated with them. They are:

- Code-Protect bit (CPn)
- Write-Protect bit (WRTn)
- · External Block Table Read bit (EBTRn)

Figure 24-5 shows the program memory organization for 80- and 96-Kbyte devices and the specific code protection bit associated with each block. The actual locations of the bits are summarized in Table 24-3.

FIGURE 24-5: CODE-PROTECTED PROGRAM MEMORY FOR PIC18F2682/2685/4682/4685

MEMORY S	ZE/DEVICE		
80 Kbytes (PIC18F2682/4682)	96 Kbytes (PIC18F2685/4685)	Address Range	Block Code Protection Controlled By:
Boot Block	Boot Block	000000h 0007FFh	CPB, WRTB, EBTRB
Block 0	Block 0	000800h 003FFFh	CP0, WRT0, EBTR0
Block 1	Block 1	004000h 007FFFh	CP1, WRT1, EBTR1
Block 2	Block 2	008000h 00BFFFh	CP2, WRT2, EBTR2
Block 3	Block 3 Block 3 00		CP3, WRT3, EBTR3
Block 4	Block 4	010000h 013FFFh	CP4, WRT4, EBTR4
Unimplemented Read '0's	Block 5	014000h 017FFFh	CP5, WRT5, EBTR5
Unimplemented Read ʻ0's	Unimplemented Read '0's	018000h	(Unimplemented Memory Space)
		1FFFFFh	

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
300008h	CONFIG5L		—	CP5 ⁽¹⁾	CP4	CP3	CP2	CP1	CP0
300009h	CONFIG5H	CPD	CPB	—	_	_	—	_	_
30000Ah	CONFIG6L	_	_	WRT5 ⁽¹⁾	WRT4	WRT3	WRT2	WRT1	WRT0
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	—	_	—	_	_
30000Ch	CONFIG7L	_	—	EBTR5 ⁽¹⁾	EBTR4	EBTR3	EBTR2	EBTR1	EBTR0
30000Dh	CONFIG7H	_	EBTRB	—	_	—	—	—	—

Legend: Shaded cells are unimplemented.

Note 1: Unimplemented in PIC18F2682/4682 devices; maintain this bit set.

24.5.1 PROGRAM MEMORY CODE PROTECTION

The program memory may be read to or written from any location using the table read and table write instructions. The Device ID may be read with table reads. The Configuration registers may be read and written with the table read and table write instructions.

In normal execution mode, the CPn bits have no direct effect. CPn bits inhibit external reads and writes. A block of user memory may be protected from table writes if the WRTn Configuration bit is '0'. The EBTRn bits control table reads. For a block of user memory with the EBTRn bit set to '0', a table read instruction that executes from within that block is allowed to read. A table read instruction that executes from a location outside of that block is not allowed to read and will result in reading '0's. Figures 24-6 through 24-8 illustrate table write and table read protection.

Note: Code protection bits may only be written to a '0' from a '1' state. It is not possible to write a '1' to a bit in the '0' state. Code protection bits are only set to '1' by a full Chip Erase or Block Erase function. The full Chip Erase and Block Erase functions can only be initiated via ICSP or an external programmer.





FIGURE 24-6: TABLE WRITE (WRTn) DISALLOWED

FIGURE 24-7: EXTERNAL BLOCK TABLE READ (EBTRn) DISALLOWED






FIGURE 24-8: EXTERNAL BLOCK TABLE READ (EBTRn) ALLOWED

24.5.2 DATA EEPROM CODE PROTECTION

The entire data EEPROM is protected from external reads and writes by two bits: CPD and WRTD. CPD inhibits external reads and writes of data EEPROM. WRTD inhibits internal and external writes to data EEPROM. The CPU can continue to read and write data EEPROM regardless of the protection bit settings.

24.5.3 CONFIGURATION REGISTER PROTECTION

The Configuration registers can be write-protected. The WRTC bit controls protection of the Configuration registers. In normal execution mode, the WRTC bit is readable only. WRTC can only be written via ICSP or an external programmer.

24.6 ID Locations

Eight memory locations (20000h-200007h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are both readable and writable during normal execution through the TBLRD and TBLWT instructions or during program/verify. The ID locations can be read when the device is code-protected.

24.7 In-Circuit Serial Programming

PIC18F2682/2685/4682/4685 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

24.8 In-Circuit Debugger

When the DEBUG Configuration bit is programmed to a '0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB[®] IDE. When the microcontroller has this feature enabled, some resources are not available for general use. Table 24-4 shows which resources are required by the background debugger.

TABLE 24-4: DEBUGGER RESOURCES

I/O pins:	RB6, RB7
Stack:	2 levels
	0

Note: Memory sources listed in MPLAB[®] IDE.

To use the In-Circuit Debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to MCLR/VPP/RE3, VDD, Vss, RB7 and RB6. This will interface to the In-Circuit Debugger module available from Microchip or one of the third party development tool companies.

24.9 Single-Supply ICSP Programming

The LVP Configuration bit enables Single-Supply ICSP programming (formerly known as *Low-Voltage ICSP Programming* or *LVP*). When Single-Supply Programming is enabled, the microcontroller can be programmed without requiring high voltage being applied to the MCLR/VPP/RE3 pin, but the RB5/KBI1/PGM pin is then dedicated to controlling Program mode entry and is not available as a general purpose I/O pin.

While programming using Single-Supply Programming, VDD is applied to the MCLR/VPP/RE3 pin as in normal execution mode. To enter Programming mode, VDD is applied to the PGM pin.

- Note 1: High-voltage programming is always available, regardless of the state of the LVP bit, by applying VIHH to the MCLR pin.
 - 2: While in Low-Voltage ICSP Programming mode, the RB5 pin can no longer be used as a general purpose I/O pin and should be held low during normal operation.
 - 3: When using Low-Voltage ICSP Programming (LVP) and the pull-ups on PORTB are enabled, bit 5 in the TRISB register must be cleared to disable the pull-up on RB5 and ensure the proper operation of the device.
 - 4: If the device Master Clear is disabled, verify that either of the following is done to ensure proper entry into ICSP mode:
 - a) disable Low-Voltage Programming (CONFIG4L<2> = 0); or
 - b) make certain that RB5/KBI1/PGM is held low during entry into ICSP.

If Single-Supply ICSP Programming mode will not be used, the LVP bit can be cleared. RB5/KB11/PGM then becomes available as the digital I/O pin, RB5. The LVP bit may be set or cleared only when using standard high-voltage programming (VIHH applied to the MCLR/ VPP/RE3 pin). Once LVP has been disabled, only the standard high-voltage programming is available and must be used to program the device.

Memory that is not code-protected can be erased using either a block erase, or erased row by row, then written at any specified VDD. If code-protected memory is to be erased, a block erase is required. If a block erase is to be performed when using Low-Voltage Programming, the device must be supplied with VDD of 4.5V to 5.5V.

25.0 INSTRUCTION SET SUMMARY

PIC18F2682/2685/4682/4685 devices incorporate the standard set of 75 PIC18 core instructions, as well as an extended set of 8 new instructions, for the optimization of code that is recursive or that utilizes a software stack. The extended set is discussed later in this section.

25.1 Standard Instruction Set

The standard PIC18 instruction set adds many enhancements to the previous PIC[®] MCU instruction sets, while maintaining an easy migration from these PIC MCU instruction sets. Most instructions are a single program memory word (16 bits), but there are four instructions that require two program memory locations.

Each single-word instruction is a 16-bit word divided into an opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- Byte-oriented operations
- Bit-oriented operations
- · Literal operations
- Control operations

The PIC18 instruction set summary in Table 25-2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 25-1 shows the opcode field descriptions.

Most byte-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The destination of the result (specified by 'd')
- 3. The accessed memory (specified by 'a')

The file register designator 'f' specifies which file register is to be used by the instruction. The destination designator 'd' specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All bit-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The bit in the file register (specified by 'b')
- 3. The accessed memory (specified by 'a')

The bit field designator 'b' selects the number of the bit affected by the operation, while the file register designator 'f' represents the number of the file in which the bit is located. The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '—')

The **control** instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the CALL or RETURN instructions (specified by 's')
- The mode of the table read and table write instructions (specified by 'm')
- No operand required (specified by '---')

All instructions are a single word, except for four double-word instructions. These instructions were made double-word to contain the required information in 32 bits. In the second word, the 4 MSbs are '1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP.

The double-word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s. Two-word branch instructions (if true) would take 3 μ s.

Figure 25-1 shows the general formats that the instructions can have. All examples use the convention 'nnh' to represent a hexadecimal number.

The Instruction Set Summary, shown in Table 25-2, lists the standard instructions recognized by the Microchip MPASM[™] Assembler.

Section 25.1.1 "Standard Instruction Set" provides a description of each instruction.

TABLE 25-1: OPCODE FIELD DESCRIPTIONS

Field	Description
a	RAM access bit
	a = 0: RAM location in Access RAM (BSR register is ignored)
	a = 1: RAM bank is specified by BSR register
bbb	Bit address within an 8-bit file register (0 to 7).
BSR	Bank Select Register. Used to select the current RAM bank.
C, DC, Z, OV, N	ALU Status bits: Carry, Digit Carry, Zero, Overflow, Negative.
d	Destination select bit
	d = 0: store result in WREG
	d = 1: store result in file register f
dest	Destination: either the WREG register or the specified register file location.
f	8-bit Register file address (00h to FFh), or 2-bit FSR designator (0h to 3h).
f _s	12-bit Register file address (000h to FFFh). This is the source address.
f _d	12-bit Register file address (000h to FFFh). This is the destination address.
GIE	Global Interrupt Enable bit.
k	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value)
label	Label name
mm	The mode of the TBLPTR register for the table read and table write instructions.
*	Only used with table read and table write instructions:
	No change to register (such as TBLPTR with table reads and writes)
*+	Post-Increment register (such as TBLPTR with table reads and writes)
*_	Post-Decrement register (such as TBLPTR with table reads and writes)
+*	Pre-Increment register (such as TBLPTR with table reads and writes)
n	The relative address (2's complement number) for relative branch instructions or the direct address for Call/Branch and Return instructions
PC	Program Counter.
PCL	Program Counter Low Byte.
PCH	Program Counter High Byte.
PCLATH	Program Counter High Byte Latch.
PCLATU	Program Counter Upper Byte Latch.
PD	Power-down bit.
PRODH	Product of Multiply High Byte.
PRODL	Product of Multiply Low Byte.
s	Fast Call/Return mode select bit
	s = 0: do not update into/from shadow registers
	s = 1: certain registers loaded into/from shadow registers (Fast mode)
TBLPTR	21-bit Table Pointer (points to a Program Memory location).
TABLAT	8-bit Table Latch.
TO	Time-out bit.
TOS	Top-of-Stack.
u	Unused or unchanged.
WDT	Watchdog Timer.
WREG	Working register (accumulator).
X	Don't care ('0' or '1'). The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.
7 .	7-bit offset value for indirect addressing of register files (source).
Z _S	7-bit offset value for indirect addressing of register files (destination).
z _d	Optional argument.
{ } [text]	Indicates an indexed address.
(text)	The contents of text.
[expr] <n></n>	Specifies bit n of the register indicated by the pointer expr.
→	Assigned to.
	Register bit field.
< >	
< > E	In the set of.

FIGURE 25-1: **GENERAL FORMAT FOR INSTRUCTIONS** Byte-oriented file register operations **Example Instruction** 15 10 9 8 7 0 OPCODE ADDWF MYREG, W, B d f (FILE #) а d = 0 for result destination to be WREG register d = 1 for result destination to be file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address Byte to Byte move operations (2-word) 15 12 11 0 OPCODE f (Source FILE #) MOVFF MYREG1, MYREG2 15 12 11 0 f (Destination FILE #) 1111 f = 12-bit file register address Bit-oriented file register operations 15 12 11 987 0 f (FILE #) OPCODE b (BIT #) а BSF MYREG, bit, B b = 3-bit position of bit in file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address Literal operations 15 8 7 0 MOVLW 7Fh OPCODE k (literal)

k = 8-bit immediate value

Control operations

CALL, GOTO and Branch operations

15		;	87	0
	OPCO	DE	n<7	:0> (literal)
15	12	11		0
	1111		n<19:8>	(literal)

n = 20-bit immediate value

15			8	7	0
	OPCOD	E	s	n<7:0> (literal)	
15	12	11			0
	1111		n	<19:8> (literal)	
	S = F	ast bit			

15	11_10				
	OPCODE n<10:0> (literal)				
15		8	7	0	
	OPCODE		n<7:0> (literal)		

CALL MYFUNC

GOTO Label

BC MYFUNC

BRA MYFUNC

TABLE 25-2: PIC18FXXXX INSTRUCTION SET

OperandsMSbLSbArrectedBYTE-ORIENTED OPERATIONSADDWFCf, d, aAdd WREG and f1001001daffffffffC, DC, Z, OV, N1, 2ANDWFf, d, aAND WREG with f1001000daffffffffC, DC, Z, OV, N1, 2CLRFf, aClear f1011011daffffffffZ, N1, 2COMFf, d, aCompare f with WREG, skip =1 (2 or 3)0110001affffffffZ, N1, 2CPFSEQf, aCompare f with WREG, skip >1 (2 or 3)0110010affffffffNone4CPFSQTf, aCompare f with WREG, skip >1 (2 or 3)0110010affffffffNone1, 2DECFf, d, aDecrement f1000111daffffffffNone1, 21, 2DCFSNZf, d, aDecrement f, Skip if Not 01 (2 or 3)0101010affffffffNone1, 2INCFSZf, d, aIncrement f, Skip if Not 01 (2 or 3)010111daffffffffNone1, 2INCFSZf, d, aIncrement f, Skip if Not 01 (2 or 3)0101010affffffffNone1, 2INCFSZf, d, aIncrement f, Skip if Not 01 (2 or 3)010110daffffffffNone1, 2INCFSZf, d, aIncrement f, Skip if Not 01 (2 or 3)010110da	Mnemonic,		Description Cycle		16-Bit Instruction Word				Status Bits	Netza
ADDWFf, d, aAdd WREG and f1001001daffffffffC, DC, Z, OV, N1,ADDWFCf, d, aAdd WREG and Carry bit to f1001000daffffffffC, DC, Z, OV, N1,ANDWFf, d, aAND WREG with f10010101afffffffffZ,N1,CURFf, aComplement f10110101afffffffffZ,N1,CPFSEQf, aCompare f with WREG, skip >1(2 or 3)0110001affffffffNone4CPFSLTf, aCompare f with WREG, skip >1(2 or 3)0110000afffffffffNone4CPFSLTf, aDecrement fI1(2 or 3)0110010affffffffNone1,DECFf, d, aDecrement f, Skip if 01(2 or 3)010111daffffffffNone1,INCFf, d, aIncrement f, Skip if Not 01(2 or 3)010110daffffffffNone1,1,INCFf, d, aIncrement f, Skip if Not 01(2 or 3)010110daffffffffNone1,1,INCFf, d, aIncrement f, Skip if Not 01(2 or 3)010110daffffffffNone1,1,INCFf, d, aMove f1010110daffffffffNone1,1, </th <th>Opera</th> <th colspan="2">Operands</th> <th>Cycles</th> <th>MSb</th> <th></th> <th></th> <th>LSb</th> <th>Affected</th> <th>Notes</th>	Opera	Operands		Cycles	MSb			LSb	Affected	Notes
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	BYTE-ORI	ENTED O	OPERATIONS							
ANDWFf, d, aAND WREG with f1000101daffffffffZ, N1, 2CLRFf, aClear f10110101affffffffZ2COMFf, aComplare f with WREG, skip =1(2 or 3)0110001affffffffNone4CPFSQTf, aCompare f with WREG, skip >1(2 or 3)0110010affffffffNone4CPFSQTf, aCompare f with WREG, skip >1(2 or 3)0110010affffffffNone1, 2DECFf, d, aDecrement f1000111daffffffffNone1, 2DECFSZf, d, aDecrement f, Skip if 01(2 or 3)010011daffffffffNone1, 2INCFf, d, aIncrement f, Skip if 01(2 or 3)010010daffffffffNone1, 2INCFSZf, d, aIncrement f, Skip if Not 01(2 or 3)010010daffffffffNone1, 2INCFSZf, d, aInclusive OR WREG with f1000100daffffffffNone1, 2MOVFf, d, aMove fs (source) to stword fd (destination)2nd word1001010daffffffffNone1, 2MOVFf, d, aRotate Left fthrough Carry10110110affffffffNone1, 2RLNCFf, d, a	ADDWF	f, d, a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
	ADDWFC	f, d, a	Add WREG and Carry bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2
$\begin{array}{c} \mbox{CPFSEQ} f,a & \mbox{Compare f with WREG, skip =} \\ \mbox{CPFSGT} f,a & \mbox{Compare f with WREG, skip >} \\ \mbox{CPFSGT} f,a & \mbox{Compare f with WREG, skip >} \\ \mbox{CPFSGT} f,a & \mbox{Compare f with WREG, skip >} \\ \mbox{CPFSLT} f,a & \mbox{Compare f with WREG, skip >} \\ \mbox{CPFSLT} f,a & \mbox{Compare f with WREG, skip >} \\ \mbox{CPFSLT} f,d,a & \mbox{Decrement f} \\ \mbox{Decrement f} & \mbox{1 (2 or 3)} \\ \mbox{Decrement f} & \mbox{Decrement f} \\ \mbox{Decrement f} & \mbox{Skip if 0} \\ \mbox{Decrement f} & \mbox{Decrement f} \\ \mbox{Decrement f} & \mbox{Skip if 0} \\ \mbox{Decrement f} & \mbox{Decrement f} \\ \mbox{Decrement f} & \mbox{Skip if 0} \\ \mbox{Decrement f} & \mbox{Decrement f} \\ Decremen$	CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
$\begin{array}{c} \mbox{CPFSGT} & f, a & \mbox{Compare f with WREG, skip >} & 1 (2 or 3) & 0110 & 010a & \mbox{ffff} & \mbox{fff} & \mbox{ffff} & \mbox{ffff} & \mbox{fff} & \mbox{ff} & \mbox{ff} & \mbox{ff} & \mbox{ff} & \mbox{ff} &$	COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
$\begin{array}{c} CPFSLT & f, a \\ DECF & f, d, a \\ Decrement f \\ DECF & f, d, a \\ Decrement f, Skp if 0 \\ DCFSNZ & f, d, a \\ Decrement f, Skp if 0 \\ DCFSNZ & f, d, a \\ Decrement f, Skp if 0 \\ I (2 \mathrm{or} 3) \\ OIO \\ I (2 \mathrm{or} 3) \\ OIO \\ I I da \\ f ff f \\ ff ff \\ ff \\ f \\ f \\ none \\ I, f \\ I \\ none \\ I, f \\ I \\ I \\ INCFSZ \\ f, d, a \\ Increment f \\ Increment f \\ Increment f \\ I \\ Increment f \\ I \\ Increment f \\ I \\ I \\ INFSNZ \\ f, d, a \\ Increment f \\ Skp if 0 \\ I \\ I \\ OVF \\ f, d, a \\ Increment f \\ s, f_{d} \\ Increment f \\ s, id \\ Increment \\ I \\ None \\ I \\ I \\ OVF \\ f, d, a \\ Increment \\ f, s, id \\ Move f \\ s \\ source \\ t \\ ot \\ s, source \\ t \\ ot \\ s \\ source \\ t \\ s \\ s, f \\ d \\ nose \\ f \\ d \\ a \\ Note \\ KEGF \\ f, d \\ a \\ Rotate left \\ f \\ f \\ no \\ c \\ c \\ c \\ c \\ c \\ c \\ s \\ st \\ f \\ d \\ a \\ subtract \\ f \\ f \\ f \\ d \\ a \\ subtract \\ f \\ f \\ f \\ d \\ s \\ subtract \\ f \\ f \\ f \\ d \\ a \\ subtract \\ f \\ f \\ f \\ f \\ d \\ s \\ subtract \\ f \\ f \\ d \\ s \\ subtract \\ f \\ f \\ f \\ f \\ d \\ a \\ subtract \\ f \\ f \\ f \\ f \\ f \\ f \\ d \\ s \\ subtract \\ f $	CPFSEQ	f, a	Compare f with WREG, skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	CPFSGT	f, a	Compare f with WREG, skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	CPFSLT	f, a	Compare f with WREG, skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4
INCFSZf, d, aIncrement f, Skip if 01 (2 or 3)001111daffffffffNone4INFSNZf, d, aIncrement f, Skip if Not 01 (2 or 3)010010daffffffffNone1, 2IORWFf, d, aInclusive OR WREG with f1000100daffffffffZ, N1, 2MOVFf, d, aMove f1010100daffffffffZ, N1, 2MOVFf, d, aMove f1010100daffffffffNone1, 2MOVFf, aMove f1010100daffffffffNone1, 2MOVFFf, aMove f1010100daffffffffNone1, 2MOVFFf, aMove WREG to f10110111affffffffNone1, 2MULWFf, aMultiply WREG with f10000001affffffffNone1, 2NEGFf, d, aRotate Left f through Carry10011010affffC, DC, Z, OV, N1, 2RLCFf, d, aRotate Left f (No Carry)1010001daffffffffC, Z, N1, 2RRCFf, d, aRotate Right f through Carry10101010affffffffNone1, 2SUBFWBf, d, aSubtract WREG from f10101100affffffffNone1, 2SUBWFBf, d, a	DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INFSNZf, d, aIncrement f, Skip if Not 01 (2 or 3)010010daffffffffNone1, 2IORWFf, d, aInclusive OR WREG with f1000100daffffffffZ, N1, 2MOVFf, d, aMove f1010100daffffffffZ, N1, 2MOVFFf_s, f_dMove f_s (source) to 1st word f_d (destination)2nd word1010100daffffffffNone1, 2MOVWFf, aMove WREG to f10110111affffffffNone1, 2MULWFf, aMultiply WREG with f10010011affffffffNone1, 2NEGFf, a, aRotate Left f through Carry10011011affffffffC, DC, Z, OV, N1, 2RLCFf, d, aRotate Left f (No Carry)1001101daffffffffZ, N1, 2RRCFf, d, aRotate Right f through Carry1001100daffffG, Z, N1, 2RRNCFf, d, aSubtract Right f (No Carry)1010001daffffZ, N1, 2SUBWFf, d, aSubtract WREG from f1010110daffffffffC, DC, Z, OV, N1, 2SUBWFBf, d, aSubtract WREG from f with1010110daffffffffC, DC, Z, OV, N1, 2SWAPFf, d, aSwap nibbles in f1001110da <td>INCF</td> <td>f, d, a</td> <td>Increment f</td> <td>1</td> <td>0010</td> <td>10da</td> <td>ffff</td> <td>ffff</td> <td>C, DC, Z, OV, N</td> <td>1, 2, 3, 4</td>	INCF	f, d, a	Increment f	1	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
INFSNZf, d, aIncrement f, Skip if Not 01 (2 or 3)010010daffffffffNone1, 2IORWFf, d, aInclusive OR WREG with f1000100daffffffffZ, N1, 2MOVFf, d, aMove f1010100daffffffffZ, N1, 2MOVFFf_s, f_dMove f_s (source) to 1st word f_d (destination)2nd word10110011affffffffNone1, 2MOVWFf, aMove WREG to f10110111affffffffNone1, 2MULWFf, aMultiply WREG with f10010011affffffffNone1, 2NEGFf, aNegate f10110110affffffffNone1, 2RLCFf, d, aRotate Left f through Carry1001101daffffffffZ, N1, 2RRCFf, d, aRotate Left f (No Carry)1010101daffffffffZ, N1, 2RRNCFf, d, aSubtract Right f (No Carry)1010001daffffG, Z, N1, 2SUBWFf, d, aSubtract WREG with1010110daffffffffC, DC, Z, OV, N1, 2SUBWFBf, d, aSubtract WREG from f1010110daffffffffC, DC, Z, OV, N1, 2SWAPFf, d, aSwap nibbles in f1001110daffffffff	INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4
IORWFf, d, aInclusive OR WREG with f1000100daffffffffZ, N1, 2MOVFf, d, aMove fNove f1010100daffffffffZ, N1MOVFFfs, fdMove fs (source) to 1st word fd (destination)2nd word1010100daffffffffZ, N1MOVWFf, aMove WREG to f10110111affffffffNone1, 2MULWFf, aMultiply WREG with f10000001affffffffNone1, 2NEGFf, aNegate f10110111affffffffC, DC, Z, OV, N1, 2RLCFf, d, aRotate Left fthrough Carry1001101daffffG, Z, N1, 2RRCFf, d, aRotate Left f (No Carry)1010001daffffG, Z, N1, 2RRNCFf, d, aRotate Right f (No Carry)1010001daffffG, Z, N1, 2SETFf, aSet f1010000daffffffffC, DC, Z, OV, N1, 2SUBWFf, d, aSubtract WREG from f1010111daffffffffC, DC, Z, OV, N1, 2SWAPFf, d, aSwap nibbles in f1001110daffffffffNone4	INFSNZ			1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	IORWF	f, d, a	Inclusive OR WREG with f	1	0001	00da	ffff	ffff	Z, N	1, 2
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	MOVF		Move f	1	0101	00da	ffff	ffff	Z, N	
f_d (destination)2nd word1111 ffff ffffffffMOVWFf, aMove WREG to f10110 111a ffff ffffNoneMULWFf, aMultiply WREG with f10000 001a ffff ffffNone1, 2NEGFf, aNegate f10110 110a ffff ffffC, DC, Z, OV, N1, 2RLCFf, d, aRotate Left f through Carry10011 01da ffff ffffC, Z, N1, 2RLNCFf, d, aRotate Left f (No Carry)10100 01da ffff ffffC, Z, N1, 2RRCFf, d, aRotate Right f through Carry10101 00da ffff ffffC, Z, N1, 2RRNCFf, d, aRotate Right f (No Carry)10100 00da ffff ffffC, Z, N1, 2SETFf, aSet f10110 100a ffff ffffC, DC, Z, OV, N1, 2SUBFWBf, d, aSubtract from WREG with10101 11da ffff ffffC, DC, Z, OV, N1, 2SUBWFf, d, aSubtract WREG from f10101 11da ffff ffffC, DC, Z, OV, N1, 2SWAPFf, d, aSwap nibbles in f10011 10da ffff ffffC, DC, Z, OV, N4	MOVFF		Move f _s (source) to 1st word	2	1100	ffff	ffff			
MOVWFf, aMove WREG to f10110111affffffffNoneMULWFf, aMultiply WREG with f10000001affffffffNone1, 2NEGFf, aNegate f10110110affffffffC, DC, Z, OV, N1, 2RLCFf, d, aRotate Left f through Carry1001101daffffffffC, Z, N1, 2RLNCFf, d, aRotate Left f (No Carry)1010001daffffffffC, Z, N1, 2RRCFf, d, aRotate Right f through Carry1011000daffffffffC, Z, N1, 2RRNCFf, d, aRotate Right f (No Carry)1010000daffffffffC, Z, N1, 2SETFf, aSet f10110100affffffffC, DC, Z, OV, N1, 2SUBFWBf, d, aSubtract WREG from f1010111daffffffffC, DC, Z, OV, N1, 2SUBWFf, d, aSubtract WREG from f with1010111daffffffffC, DC, Z, OV, N1, 2SWAPFf, d, aSwap nibbles in f1001110daffffffffNone4		3, u			1111	ffff	ffff	ffff		
MULWFf, aMultiply WREG with f10000001affffffffNone1, 2NEGFf, aNegate f10110110affffffffC, DC, Z, OV, N1, 2RLCFf, d, aRotate Left f through Carry1001101daffffffffC, Z, N1, 2RLNCFf, d, aRotate Left f (No Carry)1010001daffffffffC, Z, N1, 2RRCFf, d, aRotate Right f through Carry1011000daffffffffC, Z, N1, 2RRNCFf, d, aRotate Right f (No Carry)1010000daffffffffC, Z, N1, 2SETFf, aSet f10110100affffffffC, DC, Z, OV, N1, 2SUBFWBf, d, aSubtract f from WREG with1010111daffffffffC, DC, Z, OV, N1, 2SUBWFf, d, aSubtract WREG from f1010111daffffffffC, DC, Z, OV, N1, 2SWAPFf, d, aSwap nibbles in f1001110daffffffffNone4	MOVWF	f, a		1	0110	111a	ffff	ffff	None	
NEGFf, aNegate f10110110affffffffC, DC, Z, OV, NRLCFf, d, aRotate Left f through Carry1001101daffffffffC, Z, N1, ZRLNCFf, d, aRotate Left f (No Carry)1010001daffffffffC, Z, N1, ZRRCFf, d, aRotate Right f through Carry1010000daffffffffC, Z, N1, ZRRNCFf, d, aRotate Right f (No Carry)1010000daffffffffC, Z, N1, ZSETFf, aSet f10110100affffffffC, DC, Z, OV, N1, ZSUBFWBf, d, aSubtract f from WREG with1010111daffffffffC, DC, Z, OV, N1, ZSUBWFf, d, aSubtract WREG from f1010111daffffffffC, DC, Z, OV, N1, ZSWAPFf, d, aSwap nibbles in f1001110daffffffffNone4	MULWF		Multiply WREG with f	1	0000	001a	ffff	ffff	None	1, 2
RLCFf, d, aRotate Left f through Carry1001101daffffffffC, Z, N1, ZRLNCFf, d, aRotate Left f (No Carry)1010001daffffffffZ, N1, ZRRCFf, d, aRotate Right f through Carry1011000daffffffffZ, N1, ZRRNCFf, d, aRotate Right f (No Carry)1010000daffffffffZ, N1, ZSETFf, aSet f10110100affffffffC, Z, OV, N1, ZSUBFWBf, d, aSubtract f from WREG with borrow1010111daffffffffC, DC, Z, OV, N1, ZSUBWFf, d, aSubtract WREG from f borrow1010111daffffffffC, DC, Z, OV, N1, ZSWAPFf, d, aSwap nibbles in f1001110daffffffffNone4	NEGF			1	0110	110a	ffff	ffff	C, DC, Z, OV, N	,
RLNCFf, d, aRotate Left f (No Carry)1010001daffffffffZ, NRRCFf, d, aRotate Right f through Carry1001100daffffffffC, Z, NRRNCFf, d, aRotate Right f (No Carry)1010000daffffffffC, Z, NSETFf, aSet f1010000daffffffffC, DC, Z, OV, NSUBFWBf, d, aSubtract f from WREG with borrow1010111daffffffffC, DC, Z, OV, NSUBWFf, d, aSubtract WREG from f1010111daffffffffC, DC, Z, OV, N1, 2SWAPFf, d, aSwap nibbles in f1001110daffffffffNone4				1						1, 2
RRCFf, d, aRotate Right f through Carry1001100daffffffffC, Z, NRRNCFf, d, aRotate Right f (No Carry)1010000daffffffffZ, NSETFf, aSet f10110100affffffffC, DC, Z, OV, NSUBFWBf, d, aSubtract f from WREG with borrow1010111daffffffffC, DC, Z, OV, NSUBWFf, d, aSubtract WREG from f1010111daffffffffC, DC, Z, OV, N1, 2SUBWFBf, d, aSubtract WREG from f with borrow1010111daffffffffC, DC, Z, OV, N1, 2SWAPFf, d, aSwap nibbles in f1001110daffffffffNone4	RLNCF			1	0100					,
RRNCFf, d, aRotate Right f (No Carry)1010000daffffffffZ, NSETFf, aSet f10110100affffffffZ, NSUBFWBf, d, aSubtract f from WREG with borrow1010101daffffffffC, DC, Z, OV, NSUBWFf, d, aSubtract WREG from f1010111daffffffffC, DC, Z, OV, N1, 2SUBWFBf, d, aSubtract WREG from f with borrow1010111daffffffffC, DC, Z, OV, N1, 2SWAPFf, d, aSwap nibbles in f1001110daffffffffNone4				1						
SETFf, aSet f10110100affffffffNone1, 2SUBFWBf, d, aSubtract f from WREG with borrow1010101daffffffffC, DC, Z, OV, N1, 2SUBWFf, d, aSubtract WREG from f1010111daffffffffC, DC, Z, OV, N1, 2SUBWFBf, d, aSubtract WREG from f with borrow1010111daffffffffC, DC, Z, OV, N1, 2SWAPFf, d, aSwap nibbles in f1001110daffffffffNone4			v	1	0100	00da				
SUBFWBf, d, aSubtract f from WREG with borrow1010101dafffffffC, DC, Z, OV, NSUBWFf, d, aSubtract WREG from f1010111daffffffffC, DC, Z, OV, N1, 2SUBWFBf, d, aSubtract WREG from f with borrow1010110daffffffffC, DC, Z, OV, N1, 2SWAPFf, d, aSwap nibbles in f1001110daffffffffNone4	SETF			1	0110	100a	ffff	ffff	None	1, 2
SUBWFf, d, aborrowSUBWFBf, d, aSubtract WREG from f1SUBWFBf, d, aSubtract WREG from f with borrow1SWAPFf, d, aSwap nibbles in f1				1	0101					,
SUBWFf, d, aSubtract WREG from f1010111daffffC, DC, Z, OV, N1, 2SUBWFBf, d, aSubtract WREG from f with borrow1010110daffffffffC, DC, Z, OV, N1, 2SWAPFf, d, aSwap nibbles in f1001110daffffffffNone4									. , , ,	
SUBWFB f, d, a Subtract WREG from f with borrow 1 0101 10da ffff C, DC, Z, OV, N SWAPF f, d, a Swap nibbles in f 1 0011 10da ffff ffff None 4	SUBWF	f, d, a		1	0101	11da	ffff	ffff	C, DC, Z, OV. N	1, 2
borrow 1 0011 10da ffff ffff None 4				1						
SWAPF f, d, a Swap nibbles in f 1 0011 10da ffff ffff None 4		, . , .					_	_	, _, ,, _	
	SWAPF	f.d.a		1	0011	10da	ffff	ffff	None	4
	TSTFSZ	f, a	Test f, skip if 0	1 (2 or 3)	0110	011a	ffff		None	1, 2
XORWF f, d, a Exclusive OR WREG with f 1 0001 10da ffff Z, N				. ,						.,_

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

5: If the table write starts the write cycle to internal memory, the write will continue until terminated.

Mnem	onic,	Description	Cuele-	16-E	Bit Insti	uction V	Vord	Status Bits	Nator
Operands		Description	Cycles	MSb			LSb	Affected	Notes
BIT-ORIEN	NTED OP	ERATIONS							
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF	f, b, a	Bit Set f	1	1000	bbba	ffff	ffff	None	1, 2
BTFSC	f, b, a	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba	ffff	ffff	None	3, 4
BTFSS	f, b, a	Bit Test f, Skip if Set	1 (2 or 3)	1010	bbba	ffff	ffff	None	3, 4
BTG	f, b, a	Bit Toggle f	1	0111	bbba	ffff	ffff	None	1, 2
CONTROL	OPERA	TIONS							
BC	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn		None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn		None	
BNZ	n	Branch if Not Zero	1 (2)	1110	0001	nnnn		None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn		
BRA	n	Branch Unconditionally	2	1101	Onnn	nnnn		None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call subroutine1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	—	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	—	Decimal Adjust WREG	1	0000	0000	0000	0111	С	
GOTO	n	Go to address 1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111		kkkk	kkkk		
NOP	—	No Operation	1	0000	0000	0000		None	
NOP	—	No Operation	1	1111		XXXX		None	4
POP	—	Pop top of return stack (TOS)	1	0000	0000	0000		None	
PUSH	—	Push top of return stack (TOS)	1	0000	0000	0000		None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn		None	
RESET		Software device Reset	1	0000	0000	1111		All	
RETFIE	S	Return from interrupt enable	2	0000	0000	0001	000s	GIE/GIEH, PEIE/GIEL	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	S	Return from Subroutine	2	0000	0000	0001	001s		
SLEEP	_	Go into Standby mode	1	0000	0000	0000	0011	TO, PD	

TABLE 25-2: PIC18FXXXX INSTRUCTION SET (CONTINUED)

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

5: If the table write starts the write cycle to internal memory, the write will continue until terminated.

Mnemonic, Operands Description			16-Bit Instruction Word			Status Bits			
		Description	Cycles	MSb			LSb	Affected	Notes
LITERAL (OPERA	TIONS							
ADDLW	k	Add literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
ANDLW	k	AND literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
IORLW	k	Inclusive OR literal with WREG	1	0000	1001	kkkk	kkkk	Z, N	
LFSR	f, k	Move literal (12-bit) 2nd word	2	1110	1110	00ff	kkkk	None	
		to FSR(f) 1st word		1111	0000	kkkk	kkkk		
MOVLB	k	Move literal to BSR<3:0>	1	0000	0001	0000	kkkk	None	
MOVLW	k	Move literal to WREG	1	0000	1110	kkkk	kkkk	None	
MULLW	k	Multiply literal with WREG	1	0000	1101	kkkk	kkkk	None	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
SUBLW	k	Subtract WREG from literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
XORLW	k	Exclusive OR literal with WREG	1	0000	1010	kkkk	kkkk	Z, N	
DATA MEN	NORY +	> PROGRAM MEMORY OPERATI	ONS						
TBLRD*		Table Read	2	0000	0000	0000	1000	None	
TBLRD*+		Table Read with post-increment		0000	0000	0000	1001	None	
TBLRD*-		Table Read with post-decrement		0000	0000	0000	1010	None	
TBLRD+*		Table Read with pre-increment		0000	0000	0000	1011	None	
TBLWT*		Table Write	2	0000	0000	0000	1100	None	5
TBLWT*+		Table Write with post-increment		0000	0000	0000	1101	None	5
TBLWT*-		Table Write with post-decrement		0000	0000	0000	1110	None	5
TBLWT+*		Table Write with pre-increment		0000	0000	0000	1111	None	5

TABLE 25-2: PIC18FXXXX INSTRUCTION SET (CONTINUED)

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

5: If the table write starts the write cycle to internal memory, the write will continue until terminated.

25.1.1 STANDARD INSTRUCTION SET

ADD	DLW	ADD Lite	ral to W	1					
Synta	ax:	ADDLW	k						
Oper	ands:	$0 \le k \le 255$	5						
Oper	ation:	(W) + k \rightarrow	W						
Statu	s Affected:	N, OV, C, I	DC, Z						
Enco	ding:	0000	1111	kkkk	kkkk				
Desc	ription:	The conter 8-bit literal in W.							
Word	ls:	1	1						
Cycle	es:	1	1						
QC	ycle Activity:								
	Q1	Q2	Q3	6	Q4				
	Decode	Read literal 'k'	Proce Data		Write to W				
Example: ADDLW 15h									
Before Instruction W = 10h After Instruction									

W = 25h

ADDW	F	ADD W to	o f					
Syntax:		ADDWF	f {,d {,a}	}				
Operand	ls:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in [0,1] \\ a \in [0,1] \end{array}$						
Operatio	on:	$(W) + (f) \rightarrow$	dest					
Status A	ffected:	N, OV, C, D)C, Z					
Encodin	g:	0010	01da	ffff	ffff			
Descript	ion:	result is stor result is stor (default). If 'a' is '0', t If 'a' is '1', t GPR bank If 'a' is '0' a set is enable in Indexed mode wher Section 25	Add W to register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed					
Words:		1						
Cycles:		1						
Q Cycle	e Activity:							
	Q1	Q2	Q3	;	Q4			
[Decode	Read register 'f'	Proce Data		Vrite to stination			
Example	<u>.</u>	זאררג	PFC	0 0				

Example:	AD	DWF	REG,	Ο,	0
Before Instruct	ion				
W REG	= =	17h 0C2h			
After Instruction	n				
W REG	= =	0D9h 0C2h			

Note:	All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in
	symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s).

ADDWFC	ADD W a	nd Carry bit	to f	AND	lW	AND Lite	ral with	w	
Syntax:	ADDWFC	f {,d {,a}}		Synta	ax:	ANDLW	k		
Operands:	$0 \leq f \leq 255$			Oper	ands:	$0 \le k \le 255$	5		
	d ∈ [0,1]			Oper	ation:	(W) .AND.	$k \rightarrow W$		
Operations	a ∈ [0,1]			Statu	s Affected:	N, Z			
Operation: Status Affected:	(W) + (f) +			Enco	ding:	0000	1011	kkkk	kkkk
Encoding:	N,OV, C, D	00da ff:	ff ffff	Desc	ription:	The conter 8-bit literal			
Description:		, ,	l data memory	Word	Is:	1			
		If 'd' is '0', the V. If 'd' is '1', th		Cycle	es:	1			
	•	ata memory		QC	ycle Activity:				
	location 'f'.				Q1	Q2	Q3		Q4
		he Access Bai he BSR is use (default)			Decode	Read literal 'k'	Proces Data		/rite to W
	set is enab in Indexed mode wher Section 25 Bit-Oriente	and the extend led, this instruct Literal Offset / never $f \le 95$ (5 5.2.3 "Byte-Or ed Instruction set Mode" for	ction operates Addressing Fh). See iented and Is in Indexed		nple: Before Instru W After Instruct W	= A3h	05Fh		
Words:	1								
Cycles:	1								
Q Cycle Activit	/:								
Q1	Q2	Q3	Q4						
Decode	Read register 'f'	Process Data	Write to destination						
Example:	ADDWFC	REG, 0,	1						
Before Inst Carry REG W After Instru Carry REG W	bit = 1 = 02h = 4Dh ction								

ANDWF	AND W w	ith f		
Syntax:	ANDWF	f {,d {,a}}		
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			
Operation:	(W) .AND. ((f) \rightarrow dest		
Status Affected:	N, Z			
Encoding:	0001	01da f	fff	ffff
Description:	The conten register 'f. I in W. If 'd' is in register 'f If 'a' is '0', t If 'a' is '1', t GPR bank (f 'd' is '0', th s '1', the resu f' (default). he Access E he BSR is u	e resul ult is sto Bank is	t is stored bred back selected.
	set is enabl in Indexed I mode when Section 25 Bit-Oriente Literal Offs	Literal Offse lever f ≤ 95 .2.3 "Byte- d Instruction	et Addre (5Fh). Oriente ons in	essing See ed and Indexed
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Process Data	-	Vrite to stination
Example:	ANDWF	REG, 0,	0	
Before Instruc W REG After Instructic	= 17h = C2h			
W REG	= 02h = C2h			

вс		Branch if	Carry				
Synta	ax:	BC n					
Oper	ands:	-128 ≤ n ≤ ′	$-128 \le n \le 127$				
Oper	ation:	if Carry bit i (PC) + 2 + 2					
Statu	s Affected:	None					
Enco	ding:	1110	0010	nnnn	nnnn		
Desc	ription:	If the Carry will branch.	bit is '1',	then th	e program		
		The 2's con added to the incremente instruction, PC + 2 + 2r two-cycle ir	e PC. Sin d to fetch the new n. This in	ice the F the nex address struction	PC will have kt s will be		
Word	ls:	1					
Cycle	es:	1(2)					
Q C If Ju	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read literal 'n'	Proce Data		Vrite to PC		
	No	No	No		No		
	operation	operation	operati	on	operation		
lf No	o Jump:						
	Q1	Q2	Q3		Q4		
	Decode	Read literal	Proce	SS	No		
		'n'	Data	1	operation		
<u>Exan</u>	<u>nple:</u>	HERE	BC :	5			
	Before Instruc	tion					
	PC	= ad	dress (H	HERE)			
	After Instruction	on					

PC	=	address	(HERE)		
ter Instruction					
If Carry	=	1;			
PC	=	address	(HERE	+	12)
If Carry	=	0;			
PC	=	address	(HERE	$^{+}$	2)

BCF	Bit Clear f	BN	Branch if	Negative	
Syntax:	BCF f, b {,a}	Syntax:	BN n		
Operands:	$0 \leq f \leq 255$	Operands:	-128 ≤ n ≤ 1	27	
	$\begin{array}{l} 0 \leq b \leq 7 \\ a \in [0,1] \end{array}$	Operation:	if Negative (PC) + 2 + 2		
Operation:	$0 \rightarrow f \le b >$	Status Affected:	None		
Status Affected:	None	Encoding:	1110	0110 nn:	nn nnnn
Encoding: Description:	1001bbbaffffffffBit 'b' in register 'f' is cleared.If 'a' is '0', the Access Bank is selected.If 'a' is '1', the BSR is used to select theGPR bank (default).If 'a' is '0' and the extended instructionset is enabled, this instruction operatesin Indexed Literal Offset Addressingmode whenever $f \le 95$ (5Fh). SeeSection 25.2.3 "Byte-Oriented andBit-Oriented Instructions in IndexedLiteral Offset Mader	Description: Words: Cycles:	If the Negat program will The 2's con added to the incremented instruction,	ive bit is '1', th I branch. aplement num e PC. Since th d to fetch the the new addre n. This instruc	hen the ber '2n' is e PC will have next ess will be
Words:	Literal Offset Mode" for details.	Q Cycle Activity: If Jump:			
Cycles:	1	Q1	Q2	Q3	Q4
Q Cycle Activity:	1	Decode	Read literal 'n'	Process Data	Write to PC
Q1 Decode	Q2 Q3 Q4 Read Process Write	No operation	No operation	No operation	No operation
	register 'f' Data register 'f'	If No Jump:			
Example:	BCF FLAG REG, 7, 0	Q1	Q2	Q3	Q4
Before Instruc	=	Decode	Read literal 'n'	Process Data	No operation
After Instruction		Example: Before Instruc PC After Instructi If Negati PC If Negati PC	= ade on ve = 1; = ade ve = 0;	BN Jump dress (HERE) dress (Jump) dress (HERE	

BNG	C	Branch if	Not Carry		BNN	1	Branch if	Not Negat	ive
Synt	ax:	BNC n			Synta	ax:	BNN n		
Ope	rands:	$-128 \le n \le 1$	27		Oper	ands:	-128 ≤ n ≤ ′	127	
Ope	ration:	if Carry bit i (PC) + 2 + 2			Oper	ation:	if Negative (PC) + 2 +		
Statu	us Affected:	None			Statu	s Affected:	None		
Enco	oding:	1110	0011 nn	nn nnnn	Enco	oding:	1110	0111 ni	nnn nnnn
Dese	cription:	If the Carry will branch.	bit is '0', then	the program	Desc	cription:	If the Nega program wi	tive bit is '0', Il branch.	then the
		added to th have incren instruction,	nplement num e PC. Since the nented to fetch the new addrea n. This instruction.	ne PC will h the next ess will be			added to th incremente instruction,	d to fetch the the new add n. This instru	he PC will have next
Wor	ds:	1			Word	ls:	1		
Cycl	es:	1(2)			Cycle	es:	1(2)		
	Cycle Activity: ump:					ycle Activity: Imp:			
	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
	Decode	Read literal 'n'	Process Data	Write to PC		Decode	Read literal 'n'	Process Data	Write to PC
	No operation	No operation	No operation	No operation		No operation	No operation	No operation	No operation
lf N	o Jump:				lf No	o Jump:			
	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
	Decode	Read literal 'n'	Process Data	No operation		Decode	Read literal 'n'	Process Data	No operation
<u>Exar</u>	<u>mple:</u>	HERE	BNC Jump		Exan	<u>nple:</u>	HERE	BNN Jum	р
	Before Instruct PC After Instructi If Carry PC If Carry PC	= ad on = 0; = ad = 1;	dress (HERE dress (Jump dress (HERE)		Before Instruc PC After Instructi If Negati PC If Negati PC	= ad on ive = 0; = ad ive = 1;	dress (HER) dress (Jum) dress (HER)	<u>o</u>)

BNO\	/	Branch if	Not Overflo	w	BNZ	Branch if	Not Zero	
Syntax	C.	BNOV n			Syntax:	BNZ n		
Opera	nds:	-128 ≤ n ≤ 1	127		Operands:	-128 ≤ n ≤	127	
Opera	tion:	if Overflow (PC) + 2 + 2			Operation:	if Zero bit i (PC) + 2 +		
Status	Affected:	None			Status Affected	: None		
Encod	ing:	1110	0101 nn:	nn nnnn	Encoding:	1110	0001 nn	nn nnnn
Descri	ption:	If the Overfl program wil	low bit is '0', tl ll branch.	nen the	Description:	If the Zero will branch	bit is '0', then	the program
		added to the incremented instruction,	d to fetch the the new addre n. This instruc	e PC will have next ess will be		added to th incremente instruction,	ed to fetch the the new addr n. This instruc	e PC will have next ess will be
Words	:	1			Words:	1		
Cycles	s:	1(2)			Cycles:	1(2)		
Q Cyo If Jurr	cle Activity: np:				Q Cycle Activi If Jump:	ty:		
	Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4
	Decode	Read literal 'n'	Process Data	Write to PC	Decode	e Read literal 'n'	Process Data	Write to PC
	No	No	No	No	No	No	No	No
L	operation	operation	operation	operation	operatio	n operation	operation	operation
If No .	Jump:	<u></u>	~~	<u>.</u>	If No Jump:	0.0		<u>.</u>
	Q1 Decode	Q2 Read literal	Q3 Process	Q4 No	Q1 Decode		Q3 Process	Q4 No
L		ʻn'	Data	operation		'n'	Data	operation
<u>Examp</u>	<u>ple:</u>	HERE	BNOV Jump		Example:	HERE	BNZ Jump)
	efore Instruc PC fter Instructio If Overflo PC If Overflo	= ado on ow = 0; = ado	dress (HERE dress (Jump		Before Ins PC After Instr If Zei If Zei	= ac uction ro = 0; PC = ac	dress (Jump	

BRA	N	Unconditional Branch							
Synta	ax:	BRA n	BRA n						
Oper	ands:	-1024 ≤ n ≤	$-1024 \le n \le 1023$						
Oper	ation:	(PC) + 2 + 2	$(PC) + 2 + 2n \rightarrow PC$						
Statu	is Affected:	None							
Enco	oding:	1101	0nnn	nnr	nn	nnnn			
Desc	ription:	Add the 2's the PC. Sin incremente instruction, PC + 2 + 2 + two-cycle in	ice the P d to fetch the new n. This in	C will n the r addre struct	have next ess w	e vill be			
Word	ls:	1							
Cycle	es:	2							
QC	ycle Activity:								
	Q1	Q2	Q3	3		Q4			
	Decode	Read literal 'n'	Proce Data		Wri	te to PC			
	No	No	No			No			
	operation	operation	operat	ion	ор	eration			
<u>Exar</u>	nple: Before Instruc PC			Jump HERE)	1				
	After Instruction			,					

PC	=	address	(Jump)

BSF	Bit Set f				
Syntax:	BSF f, b {	[,a}			
Operands:	0 ≤ f ≤ 255 0 ≤ b ≤ 7 a ∈ [0,1]				
Operation:	$1 \rightarrow \text{f}$				
Status Affected:	None				
Encoding:	1000	bbba	ffff	ffff	
Description:	Bit 'b' in reg	gister 'f' is	s set.		
	If 'a' is '1', t GPR bank If 'a' is '0' a set is enab	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing			
	mode wher Section 25 Bit-Oriente Literal Offs	.2.3 "By d Instru	te-Orien ctions ir	ted and n Indexed	
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q Cycle Activity: Q1	Q2	Q3	i.	Q4	
5	Q2 Read register 'f'	Q3 Proce Data	SS	Q4 Write egister 'f'	

Before Instruction FLAG_REG = 0Ah After Instruction FLAG_REG = 8Ah

BTFSC	Bit Test Fil	le, Skip if Cl	ear	BTF	SS	Bit Test Fi	le, Skip if Se	t
Syntax:	BTFSC f, b	{,a}		Synta	IX:	BTFSS f, b {	,a}	
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq b \leq 7 \\ a \in [0,1] \end{array}$			Opera	ands:	0 ≤ f ≤ 255 0 ≤ b < 7 a ∈ [0,1]		
Operation:	skip if (f)	= 0		Oper	ation:	skip if (f)	= 1	
Status Affected:	None			Statu	s Affected:	None		
Encoding:	1011	bbba ff	ff ffff	Enco	ding:	1010	bbba ff:	ff ffff
Description:	If bit 'b' in register 'f' is '0', then the next instruction is skipped. If bit 'b' is '0', then the next instruction fetched during the current instruction execution is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR hank (default)		Desc	ription:	instruction is the next instru- current instru- and a NOP is this a two-cy If 'a' is '0', th 'a' is '1', the	BSR is used to	'b' is '1', then during the n is discarded ead, making	
	is enabled, the Indexed Lite mode where See Section Bit-Oriented		essing n). Oriented and in Indexed			set is enable in Indexed L mode where See Section Bit-Oriented	default). d the extended d, this instructi iteral Offset Ad ever f ≤ 95 (5Fh 25.2.3 "Byte- I Instructions et Mode" for d	ion operates Idressing n). Oriented and in Indexed
Words:	1			Word	s:	1		
Cycles:	1(2)			Cycle	s:	1(2)		
	•	vcles if skip and a 2-word instru				•	cles if skip and 2-word instruc	
Q Cycle Activity:				QC	cle Activity:			
Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
Decode	Read	Process	No		Decode	Read	Process	No
If akin:	register 'f'	Data	operation	lf ski	n:	register 'f'	Data	operation
lf skip: Q1	Q2	Q3	Q4	II SK	ρ. Q1	Q2	Q3	Q4
No	No	No	No		No	No	No	No
operation	operation	operation	operation		operation	operation	operation	operation
If skip and followed	by 2-word ins	truction:		lf sk	p and followed	by 2-word ins	truction:	
Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
No	No	No	No		No	No	No	No
operation No	operation No	operation No	operation No		operation No	operation No	operation No	operation No
operation	operation	operation	operation		operation	operation	operation	operation
Example: Before Instruct PC After Instructio If FLAG< PC If FLAG< PC	FALSE : TRUE : tion n 1> = 0; = add 1> = 1;	ress (Here) ress (True) ress (False)	, 1, O		Before Instruct PC After Instructio If FLAG< PC If FLAG< PC	FALSE : TRUE : tion = add n 1> = 0; = add 1> = 1;	ress (Here) ress (False) ress (True)	, 1, 0

BTG		Bit Toggle	e f		BOV	,	Branch if	Overflow	
Synta	x:	BTG f, b {,a	}		Synta	ax:	BOV n		
Opera	ands:	$0 \leq f \leq 255$			Oper	ands:	-128 ≤ n ≤ 1	27	
		0 ≤ b < 7 a ∈ [0,1]			Oper	ation:	if Overflow (PC) + 2 + 2		
Opera	ation:	$(\overline{f} < b >) \to f <$	b>		Statu	s Affected:	None		
Status	Affected:	None			Enco	ding:	1110	0100 nn	nn nnnn
Encod	ding:	0111	bbba ff	ff fff	Desc	ription:	If the Overf	ow bit is '1', t	hen the
Descr	scription: Bit 'b' in data memory location 'f' is inverted. If 'a' is '0', the Access Bank is selected.					l branch. plement num e PC. Since ti			
		GPR bank	(default).	ed to select the			instruction,	nented to fetc the new addr n. This instruc	ess will be
				ction operates			two-cycle in		
		in Indexed	Literal Offset a	addressing	Word	s:	1		
			ever f ≤ 95 (5 . 2.3 "Byte-O r	,	Cycle	es:	1(2)		
			•	is in Indexed	QC	ycle Activity:			
		Literal Offs	set Mode" for	details.	lf Ju	mp:			
Words	3:	1				Q1	Q2	Q3	Q4
Cycle	s: vcle Activity:	1				Decode	Read literal 'n'	Process Data	Write to PC
QCy	Q1	Q2	Q3	Q4		No	No	No	No
Г	Decode	Read	Process	Write	IC N L	operation	operation	operation	operation
	Decede	register 'f'	Data	register 'f'	IT NO	Jump:	00	00	04
-						Q1 Decode	Q2 Read literal	Q3 Process	Q4 No
<u>Exam</u>	<u>ple:</u>	BTG P	ORTC, 4,	0		Decode	'n'	Data	operation
	Before Instruct PORTC	= 0111 (0101 [75h]		Exan	<u>ıple:</u>	HERE	BOV Jump)
F	After Instruction PORTC		0101 [65h]			Before Instruc PC	= ad	dress (HERE)
						After Instruction If Overflot PC If Overflot PC	pw = 1; = ad pw = 0;	dress (Jump dress (HERE	,

ΒZ		Branch if	Zero				
Synta	ax:	BZ n					
Oper	ands:	-128 ≤ n ≤ ′	$-128 \le n \le 127$				
Oper	ation:		if Zero bit is '1' (PC) + 2 + 2n \rightarrow PC				
Statu	is Affected:	None	None				
Enco	oding:	1110	1110 0000 nnnn nnnn				
Description:			If the Zero bit is '1', then the program will branch.				
		added to th incremente instruction,	d to fetch the the new add n. This instru	he PC will have next			
Word	ds:	1					
Cycles:		1(2)	1(2)				
Q Cycle Activity:							
lf Ju	-						
	Q1	Q2	Q3	Q4			
	Decode	Read literal 'n'	Process Data	Write to PC			
	No	No	No	No			
	operation	operation	operation	operation			
If No	o Jump:						
	Q1	Q2	Q3	Q4			
	Decode	Read literal 'n'	Process Data	No operation			
	<u> </u>		Data	operation			
<u>Exan</u>		HERE	BZ Jum	p			
	Before Instruct PC After Instruction	= ad	dress (HERI	Ξ)			
	If Zero	= 1;					
	PC If Zero PC	= 0;	dress (Jump dress (HERI	p) E + 2)			

CALL	Subroutir	ne Call			
Syntax:	CALL k {,s	s}			
Operands:	$0 \le k \le 1048575$ s \in [0,1]				
Operation:	$\begin{array}{l} (PC) + 4 \rightarrow \\ k \rightarrow PC < 20 \\ \text{if s = 1,} \\ (W) \rightarrow WS, \\ (STATUS) - \\ (BSR) \rightarrow B \end{array}$):1>; → STATI	JSS,		
Status Affected:	None				
Encoding:					
1st word (k<7:0>)	1110	110s	k ₇ k]		kkkk ₍
2nd word(k<19:8>)	1111	k ₁₉ kkk	kkk	k	kkkk _{
	STATUSS a		S. If 's	' = 0	, no
Words:		and BSR urs (defa e 'k' is loa	S. If 's ult). T ded in	' = 0 hen, to P(, no the C<20:1
Words: Cycles:	STATUSS a update occ 20-bit value CALL is a t	and BSR urs (defa e 'k' is loa	S. If 's ult). T ded in	' = 0 hen, to P(, no the C<20:1
	STATUSS a update occ 20-bit value CALL is a to 2	and BSR urs (defa e 'k' is loa	S. If 's ult). T ded in	' = 0 hen, to P(, no the C<20:1
Cycles: Q Cycle Activity: Q1	STATUSS a update occ 20-bit value CALL is a to 2 2 Q2	and BSR urs (defa • 'k' is loa wo-cycle Q3	S. If 's iult). Ti ided in instruc	i' = 0 hen, to P(ction	, no the C<20:1 Q4
Cycles: Q Cycle Activity:	STATUSS a update occ 20-bit value CALL is a to 2 2	and BSR urs (defa e 'k' is loa wo-cycle	S. If 's iult). T ided in instruct C to	' = 0 hen, to P(ction Rea 'k'<	, no the C<20:1 Q4 id litera :19:8>,
Cycles: Q Cycle Activity: Q1 Decode No	STATUSS a update occ 20-bit value CALL is a to 2 2 Q2 Read literal 'k'<7:0>, No	and BSR urs (defa e 'k' is loa wo-cycle Q3 Push P stac No	S. If 's ult). Ti ded in instruc C to k	' = 0 hen, to P(ction Rea 'k'< Writ	, no the C<20:1: d litera :19:8>, <u>ee to PC</u> No
Cycles: Q Cycle Activity: Q1 Decode	STATUSS a update occ 20-bit value CALL is a to 2 2 Q2 Read literal 'k'<7:0>,	and BSR urs (defa e 'k' is loa wo-cycle Q3 Push P stac	S. If 's ult). Ti ded in instruc C to k	' = 0 hen, to P(ction Rea 'k'< Writ	, no the C<20:1
Cycles: Q Cycle Activity: Q1 Decode No operation Example:	STATUSS a update occ 20-bit value CALL is a to 2 2 Q2 Read literal 'k'<7:0>, No operation HERE	and BSR urs (defa e 'k' is loa wo-cycle Q3 Push P stac No	S. If 's ult). Ti ded in instruc C to k	' = 0 hen, to PC ction 'k'< <u>Writ</u>	, no the C<20:1 d litera :19:8>, <u>te to PC</u> No
Cycles: Q Cycle Activity: Q1 Decode No operation	STATUSS a update occ 20-bit value CALL is a to 2 2 Q2 Read literal 'k'<7:0>, No operation HERE tion = address	and BSR urs (defa e 'k' is loa wo-cycle Q3 Push P stac No operat	S. If 's oult). The ded in instruct C to k ion	' = 0 hen, to PC ction 'k'< <u>Writ</u>	, no the C<20:11 d litera :19:8>, <u>e to PC</u> No eration

CLRF	Clear f			CLRWDT	Clear Wat	tchdog Tim	er
Syntax:	CLRF f{,a	a}		Syntax:	CLRWDT		
Operands:	$0 \leq f \leq 255$			Operands:	None		
	a ∈ [0,1]			Operation:	$000h \rightarrow Wl$	ЭT,	
Operation:	$000h \rightarrow f$					DT postscaler	3
	$1 \rightarrow Z$				$1 \rightarrow TO,$ $1 \rightarrow PD$		
Status Affected:	Z			Status Affected:	$\overline{TO}, \overline{PD}$		
Encoding:	0110	101a ffi	ff ffff	Encoding:	0000	0000 00	00 0100
Description:		contents of the	specified	Ū.			
	register. If 'a' is '0', the Access Bank is selected.		Description:		struction reset Timer. It also i		
	,		d to select the		•	of the WDT. S	
	GPR bank (and PD are	e set.	
		nd the extende		Words:	1		
		ed, this instruc _iteral Offset A	•	Cycles:	1		
		ever f \leq 95 (5F	•	Q Cycle Activity:			
	Section 25.	2.3 "Byte-Ori	ented and	Q1	Q2	Q3	Q4
		d Instruction et Mode" for		Decode	No	Process	No
\A/a ada :			uelans.		operation	Data	operation
Words:	1			_ .			
Cycles:	1			Example:	CLRWDT		
Q Cycle Activity:				Before Instru WDT C		?	
Q1	Q2	Q3	Q4	After Instruc		ŕ	
Decode	Read register 'f'	Process Data	Write register 'f'	WDT C		00h	
	register i	Dutu	register i	WDT P TO	ostscaler =	0 1	
Example:	CLRF	FLAG REG,	1	PD	=	1	
Before Instruc		,					
FLAG_R		h					
After Instruction							
FLAG_R	EG = 00h	า					

COMF	Complem	ent f		CPF	SEQ	Compare	f with W, SI	kip if f = W
Syntax:	COMF f	{,d {,a}}		Synta	ax:	CPFSEQ	f {,a}	
Operands:	0 ≤ f ≤ 255			Oper	ands:	$0 \leq f \leq 255$		
	$d \in [0,1]$			_		a ∈ [0,1]		
	a ∈ [0,1]			Oper	ation:	(f) - (W),	()))	
Operation:	$(f) \rightarrow dest$					skip if (f) = (unsigned ((vv) comparison)	
Status Affected:	N, Z			Statu	s Affected:	None	sempaneen)	
Encoding:	0001	11da ff	ff ffff	Enco		0110	001a ff	ff ffff
Description:	complemented. If 'd' is '1', th stored in W. If 'd' is '0', the re stored back in register 'f' (de		', the result is le result is		ription:	Compares location 'f' t performing	the contents o to the contents an unsigned s	f data memory s of W by subtraction.
	lf 'a' is '0', t	he Access Ba he BSR is use	nk is selected. ed to select the			discarded a	nen the fetched and a NOP is e aking this a two	xecuted
	If 'a' is '0' and the set is enabled, this in Indexed Literal		ction operates Addressing				he Access Ba he BSR is use (default).	
	Section 25 Bit-Oriente	never f ≤ 95 (5 5.2.3 "Byte-Or ed Instructior set Mode" for	iented and is in Indexed			set is enab in Indexed	and the extend led, this instru Literal Offset i never f \leq 95 (5	ction operates Addressing
Words:	1						5.2.3 "Byte-Or	,
Cycles:	1						ed Instruction set Mode" for	
Q Cycle Activity:				Word		1	set wode tor	details.
Q1	Q2	Q3	Q4					
Decode	Read	Process	Write to	Cycle	35.	1(2)	cles if skip an	d followod
	register 'f'	Data	destination				a 2-word instru	
				QC	vcle Activity:	,		
Example:	COMF	REG, 0, 0			Q1	Q2	Q3	Q4
Before Instruc					Decode	Read	Process	No
REG After Instructio	= 13h					register 'f'	Data	operation
REG	= 13h			lf sk	•	00	00	04
W	= ECh				Q1 No	Q2 No	Q3 No	Q4 No
					operation	operation	operation	operation
				lf sk		d by 2-word in		
					Q1	Q2	Q3	Q4
					No	No	No	No
					operation	operation	operation	operation
					No operation	No operation	No operation	No operation
				_				1 1
				<u>Exan</u>	<u>ipie:</u>	HERE NEOUAL	CPFSEQ REG	; , 0

		(unsigned	compans	011)	
atus A	ffected:	None			
codin	g:	0110	001a	ffff	ffff
script	ion:	Compares location 'f' performing If 'f' = W, t discarded instead, m instruction If 'a' is '0', GPR bank If 'a' is '0', Set is enat in Indexed mode whe Section 2 Bit-Orient Literal Off	to the col g an unsig hen the fe and a NO aking this the Access the BSR (default). and the e bled, this i Literal O never $f \leq$ 5.2.3 "By red Instru	ntents of V ined subtra etched inst P is execu a two-cyc ss Bank is is used to struction ffset Addre 95 (5Fh). te-Oriente ictions in	V by action. ruction is ted cle selected. select the struction operates essing See ed and Indexed
arda.		1	iset widu		
ords:					
cles:		1(2) Note: 3 c	welge if el	kip and foll	owed
				instruction	
Cycle	e Activity:				
-) -	Q1	Q2	Q3	3	Q4
	Decode	Read	Proce	ess	No
		register 'f'	Data	a op	eration
skip:					
	Q1	Q2	Q		Q4
0	No peration	No operation	No operat		No peration
		d by 2-word in			cration
	Q1	Q2	Q3		Q4
	No	No	No		No
0	peration	operation	operat		peration
	No	No	No		No
0	peration	operation	operat	tion op	peration
ample	<u>ə:</u>	HERE	CPFSEÇ	0 REG, 0	
		NEQUAL EQUAL	:		
	fore Instruct PC Addre W REG er Instructio If REG PC If REG PC	tion ess = H = ? = ? on = N = M ≠ W	ddress(/;	EQUAL) NEQUAL)	
			```	,	

CPF	SGT	Compare	f with W, Sk	ip if f > W				
Synta	ax:	CPFSGT	f {,a}					
Opera	ands:	0 ≤ f ≤ 255 a ∈ [0,1]						
Oper	ation:	(f) – (W),						
		skip if (f) >	. ,					
<b>_</b>			comparison)					
_	s Affected:	None						
Enco	ding:	0110						
Desc	ription:	location 'f' f	Compares the contents of data memory location 'f' to the contents of the W by performing an unsigned subtraction.					
		contents of instruction	nts of 'f' are gro WREG, then t is discarded ar istead, making instruction.	he fetched				
		,	he Access Bar he BSR is used (default)					
			· · ·	ed instruction				
If 'a' is '0' and the extended instructi set is enabled, this instruction opera in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See				ction operates addressing Fh). See				
		Bit-Oriente	2.3 "Byte-Ori d Instructions set Mode" for	s in Indexed				
Word	s:	1						
Cycle	es:	1(2)						
,		Note: 3 d	cycles if skip ar	nd followed				
		by	a 2-word instr	uction.				
QC	ycle Activity:							
	Q1	Q2	Q3	Q4				
	Decode	Read register 'f'	Process Data	No operation				
lf sk	in [.]	register i	Dala	operation				
	Q1	Q2	Q3	Q4				
	No	No	No	No				
	operation	operation	operation	operation				
lf sk	ip and followed	•		04				
	Q1 No	Q2 No	Q3 No	Q4 No				
	operation	operation	operation	operation				
	No	No	No	No				
	operation	operation	operation	operation				
<u>Exam</u>	<u>nple:</u>	HERE NGREATER GREATER	CPFSGT RE : :	G, 0				
	Before Instruc	tion						
	PC W	= Ac = ?	dress (HERE)	)				
	VV After Instructio	•						
	lf REG PC	> W = Ac	dress (GREAT	TER)				
	If REG PC	≤ W = Ac	dress (NGREA	ATER)				

CPFSLT	Compare	f with W, Sk	ip if f < W
Syntax:	CPFSLT	f {,a}	
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]		
Operation:	(f) – (W), skip if (f) < (unsigned c	(W) comparison)	
Status Affected:	None		
Encoding:	0110	000a ffi	ff ffff
Description:	location 'f' t performing If the conte contents of instruction i	the contents of o the contents an unsigned s nts of 'f' are le W, then the fe s discarded ar istead, making istruction.	of W by ubtraction. ss than the tched nd a NOP is
		he Access Bar he BSR is use (default).	
Words:	1	·	
Cycles:	1(2)		
		cycles if skip a	
	by	a 2-word instr	uction.
Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	No operation
lf skip:	regiotor r	Dulu	oporation
Q1	Q2	Q3	Q4
No	No	No	No
operation	operation	operation	operation
If skip and followe	-		04
Q1 No	Q2	Q3 No	Q4 No
operation	No operation	operation	operation
No	No	No	No
operation	operation	operation	operation
operation			
Example:	NLESS	CPFSLT REG, :	1
<u> </u>	NLESS LESS	:	1
Example: Before Instru PC	NLESS LESS ction = Ad	:	
Example: Before Instru PC W	NLESS LESS ction = Ad = ?	:	
Example: Before Instru PC W After Instruct If REG	NLESS LESS ction = Ad = ? ion < W;	: : dress (HERE	)
Example: Before Instru PC W After Instruct If REG PC	NLESS LESS ction = Ad = ? ion < W; = Ad	: dress (HERE dress (LESS	)
Example: Before Instru PC W After Instruct If REG	NLESS LESS ction = Ad = ? ion < W; = Ad ≥ W;	: dress (HERE dress (LESS	)

DAW	Decimal A	Adjust W Re	gister	DECF	Decremer	nt f	
Syntax:	DAW			Syntax:	DECF f{,c	l {,a}}	
Operands: Operation:	None If [W<3:0>	>9] or [DC = 1	then	Operands:	$0 \le f \le 255$ $d \in [0,1]$		
	,	$6 \rightarrow W < 3:0>;$		Orestis	a ∈ [0,1]		
	else (W<3:0>) –	→ W<3:0>		Operation:	$(f) - 1 \rightarrow de$		
				Status Affected:	C, DC, N, C		
		>9] or [C = 1] t 6 → W<7:4>; → W<7:4>	hen	Encoding: Description:	result is sto	olda ff register 'f'. If red in W. If 'd red back in re	' is '1', the
Status Affected:	С				,		nk is selected.
Encoding:	0000	0000 000	0 0111		If 'a' is '1', ti GPR bank (		ed to select the
Description:	resulting fro variables (e and produc result.	the eight-bit of the earlier a each in packed es a correct pa	addition of two BCD format)		set is enabl in Indexed I mode when <b>Section 25</b>	ed, this instru Literal Offset a lever f ≤ 95 (5 . <b>2.3 "Byte-O</b> i	Fh). See <b>The see The second secon</b>
Words:	1						ns in Indexed
Cycles:	1			)A/anda.		set Mode" for	details.
Q Cycle Activity:				Words:	1 1		
Q1	Q2	Q3	Q4	Cycles:	I		
Decode	Read register W	Process Data	Write W	Q Cycle Activity: Q1	Q2	Q3	Q4
Example 1:	DAW			Decode	Read register 'f'	Process Data	Write to destination
Before Instruc	tion						
W C	= A5h = 0			Example:	DECF (	CNT, 1, C	)
DC	= 0			Before Instru			
After Instructio W C	on = 05h = 1			CNT Z After Instruc	= 01h = 0 tion		
DC Example 2:	= 0			CNT Z	= 00h = 1		
Before Instruc W C DC After Instructio	= CEh = 0 = 0						
W C DC	= 34h = 1 = 0						

	FSZ	Decrement f, Skip if 0						
Synta	ax:	DECFSZ f	⁻ {,d {,a}}					
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	d ∈ [0,1]					
Oper	ation:	()	$(f) - 1 \rightarrow dest,$ skip if result = 0					
Statu	s Affected:	None	None					
Enco	ding:	0010	11da ffi	ff ffff				
Description:       The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default).         If the result is '0', the next instruction which is already fetched is discarde and a NOP is executed instead, mak it a two-cycle instruction.         If 'a' is '0', the Access Bank is select If 'a' is '0', the BSR is used to select GPR bank (default).         If 'a' is '0' and the extended instruct set is enabled, this instruction opera in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.								
Word	ls:	1						
		1(2)	1(2)					
UVUE								
Cycle		Note: 3 c	cycles if skip a a 2-word insti					
-	ycle Activity:	Note: 3 c by	a 2-word insti					
-	ycle Activity: Q1	Note: 3 c by	a 2-word instr Q3	ruction. Q4				
-	ycle Activity:	Note: 3 c by	a 2-word insti	ruction.				
-	ycle Activity: Q1 Decode	Note: 3 c by Q2 Read	a 2-word instr Q3 Process	Q4 Write to				
Q C	ycle Activity: Q1 Decode	Note: 3 c by Q2 Read	a 2-word instr Q3 Process	Q4 Write to				
Q C	ycle Activity: Q1 Decode ip: Q1 No	Note: 3 c by Q2 Read register f' Q2 No	a 2-word instr Q3 Process Data Q3 No	Q4 Write to destination Q4 No				
Q C	ycle Activity: Q1 Decode ip: Q1 No operation	Note: 3 c by Q2 Read register f' Q2 No operation	a 2-word instr Q3 Process Data Q3 No operation	Q4 Write to destination Q4				
Q C	ycle Activity: Q1 Decode ip: Q1 No operation ip and followe	Note: 3 c by Q2 Read register 'f' Q2 No operation d by 2-word in:	a 2-word instr Q3 Process Data Q3 No operation struction:	Q4 Write to destination Q4 No operation				
Q C	ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1	Note: 3 c by Q2 Read register 'f' Q2 No operation d by 2-word in: Q2	a 2-word instr Q3 Process Data Q3 No operation struction: Q3	Q4 Write to destination Q4 No operation Q4				
Q C	ycle Activity: Q1 Decode ip: Q1 No operation ip and followe	Note: 3 c by Q2 Read register 'f' Q2 No operation d by 2-word in:	a 2-word instr Q3 Process Data Q3 No operation struction:	Q4 Write to destination Q4 No operation				
Q C	ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1 No	Note: 3 c by Q2 Read register 'f' Q2 No operation d by 2-word in: Q2 No	a 2-word instr Q3 Process Data Q3 No operation struction: Q3 No	Q4 Write to destination Q4 No operation Q4 No				
Q C	ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1 No operation No operation	Note: 3 c by Q2 Read register 'f' Q2 No operation d by 2-word in: Q2 No operation No	a 2-word instr Q3 Process Data Q3 No operation struction: Q3 No operation No	Q4 Write to destination Q4 No operation Q4 No operation No				
Q C If sk If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1 No operation No operation	Note: 3 c by Q2 Read register 'f' Q2 No operation d by 2-word in: Q2 No operation No operation No operation HERE CONTINUE	a 2-word instr Q3 Process Data Q3 No operation struction: Q3 No operation No operation DECFSZ GOTO	Q4 Write to destination Q4 No operation Q4 No operation No operation CNT, 1, 1				
Q C If sk If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1 No operation No operation nple: Before Instruct PC After Instruction	Note: 3 c by Q2 Read register 'f' Q2 No operation d by 2-word in: Q2 No operation No operation HERE CONTINUE	a 2-word instr Q3 Process Data Q3 No operation struction: Q3 No operation No operation DECFSZ GOTO (HERE)	Q4 Write to destination Q4 No operation Q4 No operation No operation CNT, 1, 1				
Q C If sk If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1 No operation No operation No operation Mo eperation No operation After Instruction CNT If CNT	Note: 3 c by Q2 Read register 'f' Q2 No operation d by 2-word in: Q2 No operation d by 2-word in: Q2 No operation HERE CONTINUE tion = Address on = CNT - = 0;	a 2-word instr Q3 Process Data Q3 No operation struction: Q3 No operation No operation DECFSZ GOTO	Q4 Write to destination Q4 No operation Q4 No operation No operation CNT, 1, 1 LOOP				
Q C If sk If sk	ycle Activity: Q1 Decode ip: Q1 No operation ip and followe Q1 No operation No operation nple: Before Instructio PC After Instructio	Note: 3 c by Q2 Read register 'f' Q2 No operation d by 2-word in: Q2 No operation No operation HERE CONTINUE tion = Address on = CNT -	a 2-word instr Q3 Process Data Q3 No operation struction: Q3 No operation No operation DECFSZ GOTO	Q4 Write to destination Q4 No operation Q4 No operation No operation CNT, 1, 1 LOOP				

DCFSNZ	Decreme	nt f, Skip if N	lot 0				
Syntax:	DCFSNZ	f {,d {,a}}					
Operands:	0 ≤ f ≤ 255						
	$\begin{array}{l} d \in [0,1] \\ a \in [0,1] \end{array}$						
Operation:	(f) – 1 $\rightarrow$ d skip if resu	-					
Status Affected:	None						
Encoding:	0100	0100 11da ffff ffff					
Description:	decrement placed in V placed bac If the resul instruction	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction which is already fetched is discarded and a NOP is executed					
		aking it a two-c	ycle				
	,	the Access Bar the BSR is used					
	If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.						
Words:	1						
Cycles:	1(2)						
0,000		cycles if skip a	nd followed				
		a 2-word instr					
Q Cycle Activit	y:						
Q1	Q2	Q3	Q4				
Decode	Read	Process	Write to				
	register 'f'	Data	destination				
If skip:	00	00	04				
Q1 No	Q2	Q3 No	Q4				
operation	No operation	operation	No operation				
	wed by 2-word ir						
Q1	Q2	Q3	Q4				
No	No	No	No				
operation	n operation	operation	operation				
No operatior	No operation	No operation	No operation				
Example:	HERE ZERO NZERO	DCFSNZ TEM	IP, 1, 0				
Before Inst TEMF	truction =	?					
If TEN	> = MP = PC =	TEMP – 1, 0; Address (2 0; Address (1	ZERO) IZERO)				

GOTO	Uncondit	ional Bra	anch		INCF	Incremen	it f	
Syntax:	GOTO k				Syntax:	INCF f{,c	d {,a}}	
Operands:	$0 \le k \le 104$	8575			Operands:	$0 \leq f \leq 255$		
Operation:	$k \rightarrow PC<20$	):1>				d ∈ [0,1] a ∈ [0,1]		
Status Affected:	None				Operation:	$a \in [0, 1]$ (f) + 1 $\rightarrow$ definition	oct	
Encoding:					Status Affected:	$(1) + 1 \rightarrow 0$ C, DC, N,		
1st word (k<7:0>)	1110		k ₇ kkk	kkkk ₀				
2nd word(k<19:8>)	1111	k ₁₉ kkk	kkkk	kkkk ₈	Encoding: Description:	0010	10da ff	ff ff
Words:	anywhere v range. The PC<20:1>. instruction. 2	20-bit valu GOTO is al	ue 'k' is loa	aded into		incremented. If 'd' is '0', the resplaced in W. If 'd' is '1', the resplaced back in register 'f' (defaulf 'a' is '0', the Access Bank is solf 'a' is '1', the BSR is used to see		' (default). ink is selec
Cycles:	2					GPR bank	(default). and the extend	la al : a a fue : a f
Q Cycle Activity:	2						led, this instru	
Q1	Q2	Q3		Q4			Literal Offset	
Decode	Read literal 'k'<7:0>,	No operatio	on 'k'<	ad literal <19:8>, te to PC		Section 25 Bit-Oriente	never f ≤ 95 (5 5.2.3 "Byte-Or ed Instructior set Mode" for	riented and ns in Index
No operation	No operation	No operatio		No eration	Words:	1		uotanoi
operation	operation	operatio		cration	Cycles:	1		
Example:	GOTO THE	RE			Q Cycle Activity:			
After Instructio	n				Q1	Q2	Q3	Q4
PC =	Address (T	HERE)			Decode	Read register 'f'	Process Data	Write to destinati
					Example:	INCF	CNT, 1, 0	)
					Before Instruc	tion		

CNT Z C DC

After Instruction

CNT Z C DC FFh

= 0 = ? = ?

=

= = =

	FSZ	Incremen	t f, Skip if 0	
Synta	ax:	INCFSZ f	{,d {,a}}	
Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$		
Oper	ation:	(f) + 1 $\rightarrow$ de skip if resul		
Statu	s Affected:	None		
Enco	dina:	0011	11da ff	ff ffff
Desc	ription:	incremente placed in W placed bacł	ts of register ' d. If 'd' is '0', t /. If 'd' is '1', tl < in register 'f'	he result is ne result is (default).
		which is alr and a NOP i	is '0', the nex eady fetched s executed in le instruction.	
		,	he BSR is use	nk is selected. ed to select the
		set is enabl in Indexed I mode when Section 25 Bit-Oriente	ed, this instru Literal Offset lever f ≤ 95 (5 <b>.2.3 "Byte-O</b> i	Fh). See riented and is in Indexed
Word	ls.	1		
Cycle		1(2)		
Oyoic		(4)		
			cycles if skip a a 2-word inst	
QC	ycle Activity:		cycles if skip a a 2-word inst	
QC	ycle Activity: Q1			
QC		Q2 Read	a 2-word inst	Q4 Write to
	Q1 Decode	by Q2	a 2-word inst Q3	Q4
Q C If sk	Q1 Decode ip:	Dy Q2 Read register 'f'	a 2-word inst Q3 Process Data	Q4 Write to destination
	Q1 Decode ip: Q1	by Q2 Read register 'f' Q2	a 2-word inst Q3 Process Data Q3	Q4 Write to destination Q4
	Q1 Decode ip: Q1 No	by Q2 Read register 'f' Q2 No	a 2-word inst Q3 Process Data Q3 No	Q4 Write to destination Q4 No
lf sk	Q1 Decode ip: Q1 No operation	Dy Q2 Read register 'f' Q2 No operation	a 2-word inst Q3 Process Data Q3 No operation	Q4 Write to destination Q4
lf sk	Q1 Decode ip: Q1 No operation	by Q2 Read register 'f' Q2 No	a 2-word inst Q3 Process Data Q3 No operation	Q4 Write to destination Q4 No
lf sk	Q1 Decode ip: Q1 No operation ip and followe	Q2 Read register 'f' Q2 No operation d by 2-word in:	a 2-word inst Q3 Process Data Q3 No operation struction:	Q4 Write to destination Q4 No operation
lf sk	Q1 Decode ip: Q1 No operation ip and followe Q1	Dy Q2 Read register 'f' Q2 No operation d by 2-word in: Q2	a 2-word inst Q3 Process Data Q3 No operation struction: Q3	Q4 Write to destination Q4 No operation Q4
lf sk	Q1 Decode ip: Q1 No operation ip and followe Q1 No	Dy Q2 Read register 'f' Q2 No operation d by 2-word in: Q2 No	a 2-word inst Q3 Process Data Q3 No operation struction: Q3 No	Q4 Write to destination Q4 No operation Q4 No
lf sk	Q1 Decode ip: Q1 No operation ip and followe Q1 No operation	Q2 Read register 'f' Q2 No operation d by 2-word in: Q2 No operation	a 2-word inst Q3 Process Data Q3 No operation struction: Q3 No operation	Q4 Write to destination Q4 No operation Q4 No operation
lf sk	Q1 Decode ip: Q1 No operation ip and followe Q1 No operation No operation	Q2 Read register 'f' Q2 No operation d by 2-word in: Q2 No operation No operation No operation	a 2-word inst Q3 Process Data Q3 No operation struction: Q3 No operation No operation	Q4 Write to destination Q4 No operation Q4 No operation No
lfsk Ifsk <u>Exan</u>	Q1 Decode ip: Q1 No operation ip and followe Q1 No operation No operation nple: Before Instruct PC	Q2 Read register 'f' Q2 No operation d by 2-word in: Q2 No operation No operation No operation	a 2-word inst Q3 Process Data Q3 No operation struction: Q3 No operation No operation	Q4 Write to destination Q4 No operation Q4 No operation No operation
lfsk Ifsk <u>Exan</u>	Q1 Decode ip: Q1 No operation ip and followe Q1 No operation No operation nple: Before Instruct PC After Instruction	Q2         Read         register 'f'         Q2         No         operation         d by 2-word in:         Q2         No         operation         No         operation         No         operation         No         operation         No         operation         No         operation         NERE         NZERO         zero         stion         =       Addresseon	a 2-word inst Q3 Process Data Q3 No operation struction: Q3 No operation No operation	Q4 Write to destination Q4 No operation Q4 No operation No operation
lfsk Ifsk <u>Exan</u>	Q1 Decode ip: Q1 No operation ip and followe Q1 No operation No operation nple: Before Instruct PC	Q2 Read register 'f' Q2 No operation d by 2-word in: Q2 No operation No operation No operation	a 2-word inst Q3 Process Data Q3 No operation struction: Q3 No operation No operation	Q4 Write to destination Q4 No operation Q4 No operation No operation
lfsk Ifsk <u>Exan</u>	Q1 Decode ip: Q1 No operation ip and followe Q1 No operation No operation nple: Before Instruction PC After Instruction	Q2 Read register 'f' Q2 No operation d by 2-word in: Q2 No operation No operation HERE NZERO ZERO SERO CNT + 1	a 2-word inst Q3 Process Data Q3 No operation struction: Q3 No operation No operation	Q4 Write to destination Q4 No operation Q4 No operation No operation

INFS	SNZ	Incremen	t f, Skip if N	ot 0			
Synta	ax:	INFSNZ f	{,d {,a}}				
Oper	ands:	$0 \le f \le 255$					
		$d \in [0,1]$					
		a ∈ [0,1]					
Oper	ation:	(f) + 1 $\rightarrow$ de					
01-1-	- <b>A 66 1 1</b>	skip if resul	[≠0				
	s Affected:	None					
Enco	0	0100	10da ffi				
Desc	ription:	incrementer placed in W placed back If the result instruction V discarded a instead, ma instruction. If 'a' is '0', tt If 'a' is '0', tt GPR bank ( If 'a' is '0' a set is enabl in Indexed I mode when Section 25	If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed				
			set Mode" for	details.			
Word		1					
Cycle	es:	1(2)	Note: 3 cycles if skip and followed				
			a 2-word instr				
	ycle Activity:	59					
Q U	Q1	Q2	Q3	Q4			
	Decode	Read	Process	Write to			
	Decode	register 'f'	Data	destination			
lf sk	ip:	- 3					
	Q1	Q2	Q3	Q4			
	No	No	No	No			
	operation	operation	operation	operation			
lf sk	ip and followe	d by 2-word in	struction:				
	Q1	Q2	Q3	Q4			
	No	No	No	No			
	operation	operation	operation	operation			
	No operation	No operation	No operation	No operation			
<u>Exan</u>	<u>nple:</u>	HERE I ZERO NZERO	INFSNZ REG	G, 1, 0			
	Before Instruc PC	= Address	(HERE)				
	After Instructio REG If REG PC If REG PC	on = REG + 1 ≠ 0; = Address = 0; = Address	(NZERO)				

IORLW	Inclusive	OR Lite	eral w	vith	w	
Syntax:	IORLW k	IORLW k				
Operands:	$0 \le k \le 255$	$0 \le k \le 255$				
Operation:	(W) .OR. k	$\rightarrow W$				
Status Affected:	N, Z					
Encoding:	0000	1001	kkk	k	kkkk	
Description:	The conten eight-bit lite in W.					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	5		Q4	
Decode	Read literal 'k'	Proce Data		Wr	ite to W	
Example:	IORLW	35h				
Before Instruct W	ion = 9Ah					

BFh

After Instruction W

=

IORWF	Inclusive OR W with f					
Syntax:	IORWF f	{,d {,a}}				
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Operation:	(W) .OR. (f	$) \rightarrow dest$				
Status Affected:	N, Z					
Encoding:	0001	00da	ffff	ffff		
Description:	Inclusive O '0', the result is (default). If 'a' is '0', the If 'a' is '1', the GPR bank If 'a' is '0' and set is enable in Indexed mode where Section 25 Bit-Orienter Literal Offer	It is place placed be accessible to the base he BSR (default). Ind the exist of the base Literal O bever $f \le$ .2.3 "By defaults.	eed in W. I back in re- ss Bank is is used to xtended in instruction ffset Addro 95 (5Fh). te-Oriento inctions in	f 'd' is '1', gister 'f' selected. select the astruction operates essing See ed and Indexed		
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	3	Q4		
Decode	Read register 'f'	Proce Data		Vrite to stination		
Example:	IORWF R	esult,	0, 1			

ampie.	10	LML
Before Instruc	tion	
RESULT	=	13h
W	=	91h
After Instruction	n	
RESULT	=	13h
W	=	93h

LFSR	Load FS	R		MOVF	Move f		
Syntax:	LFSR f, F	(		Syntax:	MOVF f{	,d {,a}}	
Operands:	$\begin{array}{l} 0 \leq f \leq 2 \\ 0 \leq k \leq 40 \end{array}$	95		Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d  \in  [0,1] \end{array}$		
Operation:	$k\toFSRf$				a ∈ [0,1]		
Status Affecte	d: None			Operation:	$f \rightarrow dest$		
Encoding:	1110 1111		ff k ₁₁ kkk kkk kkkk	Status Affected: Encoding:	N, Z	00da ff	ff ffff
Description:		literal 'k' is loa register pointe		Description:		ts of register 'f	
Words:	2					'. If 'd' is '0', th /. If 'd' is '1', th	
Cycles:	2				•	k in register 'f'	
Q Cycle Act	vity:					can be anywh	nere in the
Q	Q2	Q3	Q4		256-byte ba	ank. he Access Ba	nk is solocted
Deco	e Read literal 'k' MSB	Process Data	Write literal 'k' MSB to			he BSR is use	
			FSRfH			nd the extend	
Deco	e Read literal 'k' LSB	Process Data	Write literal 'k' to FSRfL		in Indexed	led, this instru Literal Offset A never f ≤ 95 (5	Addressing
Example: After Ins	LFSR 2,	3ABh			Section 25 Bit-Oriente	2.3 "Byte-Or d Instruction set Mode" for	iented and is in Indexed
		3h		Words:	1		
FS	R2L = A	Bh		Cycles:	1		
				Q Cycle Activity:			
				Q1	Q2	Q3	Q4
				Decode	Read register 'f'	Process Data	Write W
				Example:	MOVF R	EG, 0, 0	
				Before Instru REG W	ction = 22 = FF		
				After Instructi		11	

REG W =

22h 22h

MO	/FF	Move f to	f				
Synta	ax:	MOVFF f	_s ,f _d				
Oper	ands:	$0 \le f_s \le 409$ $0 \le f_d \le 409$					
Oper	ation:	$(f_s) \to f_d$					
Statu	s Affected:	None					
Enco	ding:						
1st w	ord (source)	1100	ffff	ffff	ffff _s		
2nd ۱	word (destin.)	1111	ffff	ffff	ffff _d		
	ription:	moved to c Location of in the 4096 FFFh) and can also be FFFh. Either sour (a useful s MOVFF is p transferring peripheral buffer or an The MOVFF	The contents of source register 'f _s ' are moved to destination register 'f _d '. Location of source 'f _s ' can be anywhere in the 4096-byte data space (000h to FFFh) and location of destination 'f _d ' can also be anywhere from 000h to FFFh. Either source or destination can be W (a useful special situation). MOVFF is particularly useful for transferring a data memory location to a peripheral register (such as the transmit buffer or an I/O port). The MOVFF instruction cannot use the PCL, TOSU, TOSH or TOSL as the				
Word	ls:	2	•				
Cycle	es:	2 (3)					
QC	ycle Activity:						
	Q1	Q2	Q3	3	Q4		
	Decode	Read register 'f' (src)	Proce Data		No operation		
	Decode	No operation No dummy	No operat		Write register 'f' (dest)		

MOVLB	Move Lite	Move Literal to Low Nibble in BSR			
Syntax:	MOVLW k	(			
Operands:	$0 \le k \le 255$	;			
Operation:	$k \to BSR$				
Status Affected:	None				
Encoding:	0000	0001	kkkk	kkkk	
Description:	The eight-b Bank Selec of BSR<7:4 regardless	t Registe ₄> always	er (BSR). s remains	The value '0',	
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	5	Q4	
Decode	Read literal 'k'	Proce Data		ite literal to BSR	
Example:	MOVLB	5	·		
Before Instru BSR Re	ction egister = 02	!h			

05h

After Instruction

BSR Register =

Example: MOVFF REG1, REG2

read

Before Instruction		
REG1	=	33h
REG2	=	11h
After Instruction		
REG1	=	33h
REG2	=	33h

Move W to f MOVWF f {,a}

 $0 \leq f \leq 255$  $a \in [0,1]$ 

 $(W) \rightarrow f$ 

MOVWF

Operation:

Syntax: Operands:

MOVLW	Move Lite	eral to V	V				
Syntax:	MOVLW	k					
Operands:	$0 \le k \le 255$	5					
Operation:	$k\toW$						
Status Affected:	None						
Encoding:	0000	1110	kkk	k	kkkk		
Description:	The eight-l	The eight-bit literal 'k' is loaded into W.					
Words:	1	1					
Cycles:	1	1					
Q Cycle Activity:							
Q1	Q2	Q3		Q4			
Decode	Read literal 'k'	Proce Data		Wr	ite to W		
Example:	MOVLW	5Ah					

5Ah

=

After Instruction

W

Status Affected: None Encoding: 0110 111a ffff ffff Description: Move data from W to register 'f'. Location 'f' can be anywhere in the 256-byte bank. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever  $f \le 95$  (5Fh). See Section 25.2.3 "Byte-Oriented and **Bit-Oriented Instructions in Indexed** Literal Offset Mode" for details. Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Process Write Read register 'f' Data register 'f' Example: MOVWF REG, 0 **Before Instruction** W = 4Fh REG = FFh After Instruction W REG 4Fh 4Fh

= =

MULLW	Multiply L	_iteral wi	th W			
Syntax:	MULLW	MULLW k				
Operands:	$0 \le k \le 255$					
Operation:	(W) x k $\rightarrow$ f	PRODH:P	RODL			
Status Affected:	None					
Encoding:	0000	1101	kkkk	kkkk		
Description:	out betwee 8-bit literal placed in th pair. PROD W is uncha None of the Note that n possible in	An unsigned multiplication is carried out between the contents of W and the 8-bit literal 'k'. The 16-bit result is placed in the PRODH:PRODL register pair. PRODH contains the high byte. W is unchanged. None of the Status flags are affected. Note that neither Overflow nor Carry is possible in this operation. A Zero result is possible but not detected.				
Words:	1	•				
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	Read literal 'k'	Process Data	re Pl	Write gisters RODH: RODL		
Example: Before Instruct	MULLW	0C4h				
W	= E2	!h				

W	=	E2h
PRODH	=	?
PRODL	=	?
After Instruction W PRODH PRODL	= = =	E2h ADh 08h

Curatavu		£ ( _)		
Syntax:	MULWF	f {,a} -		
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	)		
Operation:	(W) x (f) –	→ PRODH:P	RODL	
Status Affected:	None			
Encoding:	0000	001a i	fff	ffff
Description:	out betwee register fill result is st register pa high byte. unchange None of th Note that n possible in result is pr If 'a' is '0', selected. I to select ti If 'a' is '0' instruction Offset Add $f \le 95$ (5FH <b>"Byte-Ori</b>	the Status flag neither Over in this operat ossible but r the Access if 'a' is '1', th he GPR ban and the exter set is enab operates in dressing mo- n). See Sect ented and E ns in Indexe	nts of V . The 1 PRODE contair PRODE contair gs are flow no ion. A 2 ion dete Bank i e BSR k (defa ended led, thi Index de whe <b>cion 25</b> <b>Bit-Orie</b>	V and the 6-bit 1:PROD is the affected. r Carry i Zero ected. s is used is used iult). s ed Litera enever .2.3 ented
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Process Data	re Pl	Write gisters RODH: RODL
Example: Before Instruc		REG, 1		
W REG PRODH PRODL	= C4 = B5 = ? = 2			

After Instruction

W REG PRODH PRODL C4h B5h 8Ah 94h

= = =

DS39761C-page 392

NEGF	Negate f			
Syntax:	NEGF f {,a}			
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]			
Operation:	$(\overline{f}) + 1 \rightarrow f$			
Status Affected:	N, OV, C, DC, Z			
Encoding:	0110 110a ffff ffff			
Description:	Location 'f' is negated using two's complement. The result is placed in the data memory location 'f'. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.			
Words:	1			
Cycles:	1			
O Cycle Activity:				

NOF	•	No Operation						
Synta	ax:	NOP	NOP					
Oper	ands:	None						
Oper	ation:	No operation						
Status Affected: None								
Enco	ding:	0000 1111						
Desc	ription:	No operati	on.					
Word	ls:	1						
Cycle	es:	1						
QC	ycle Activity:							
	Q1	Q2	Q2 Q3 Q4			Q4		
	Decode	No operation						

Example:

None.

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	ecode Read		Write
	register 'f'	Data	register 'f'

Example: NEGF REG, 1

Before Instruc				
REG	=	0011	1010	[3Ah]
After Instruction	n			
REG	=	1100	0110	[C6h]

© 2009 Microchip Technology Inc.

POP	Рор Тор	of Return S	tack			
Syntax:	POP					
Operands:	None					
Operation:	$(TOS) \rightarrow b$	it bucket				
Status Affected:	None					
Encoding:	0000	0000 0000 0000 0110				
Description:	The TOS value is pulled off the return stack and is discarded. The TOS value then becomes the previous value that was pushed onto the return stack. This instruction is provided to enable the user to properly manage the return stack to incorporate a software stack.					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	No operation	POP TOS value	No operation			
Example:	POP GOTO	NEW				
Before Instru TOS Stack (1	ction level down)	= 0031 = 0143				
After Instructi TOS PC	on	= 0143 = NEW				

	Push Top	Push Top of Return Stack				
Syntax:	PUSH					
Operands:	None					
Operation:	$(PC + 2) \rightarrow$	TOS				
Status Affected:	None	None				
Encoding:	0000	0000 0000 0000 0101				
Description:	The PC + 2 the return s value is pus This instruc software sta then pushin	tack. Th shed do tion allo ack by r	ne prev wn on f ows imp nodifyir	ious the s blem ng T(	TOS stack. enting a OS and	
Words:	1					
Cycles:	1					
Q Cycle Activity:						
		Q3				
Q1	Q2	Q	3		Q4	
Q1 Decode	Q2 PUSH PC + 2 onto return stack	Q N opera	0	ор	Q4 No eration	
	PUSH PC + 2 onto	N	0	ор	No	
Decode	PUSH PC + 2 onto return stack	N	0	ор	No	

RCA	LL	Relative (	Call		RES	ET	Reset			
Synta	IX:	RCALL n			Synt	ax:	RESET			
Opera	ands:	-1024 ≤ n ≤	1023		Ope	Operands:				
Opera	ation:	$(PC) + 2 \rightarrow (PC) + 2 + 2$			Ope	ation:	Reset all registers and flags that are affected by a MCLR Reset.			hat are
Statu	s Affected:	None			Statu	is Affected:	Affected: All			
Enco	ding:	1101 1nnn nnnn nnnn		Enco	oding:	0000	0000	1111	1111	
Desc	•		Subroutine call with a jump up to 1K from the current location. First, return		Desc	cription:	This instrue			
	address (PC + 2) is pushed onto the		Wore	ds:	1					
		stack. Then, add the 2's complement number '2n' to the PC. Since the PC will		Cycl	es:	1				
		have incremented to fetch the next			ycle Activity:					
		instruction, the new address will be $PC + 2 + 2n$ . This instruction is a			Q1	Q2	Q	3	Q4	
		two-cycle ir		ction is a		Decode	Start	No		No
Word	s.	1					Reset	opera	tion o	peration
Cycle	s:	2			<b>F</b>					
,	cle Activity:				Exar	nple:	RESET			
	Q1	Q2	Q3	Q4		After Instruction Registers = Reset Value				
[	Decode	Read literal 'n'	Process	Write to PC		Flags*	= Reset Value			
		Push PC to	Data							
		stack								
	No	No	No	No						
l	operation	operation	operation	operation						
Exam	iple:	HERE	RCALL Jump	0						
I	Before Instru PC =		יםסב							
	PC = After Instruct	Address (H)	ske)							

PC = TOS= Address (Jump) Address (HERE + 2)

RETFIE	Return fro	om Interrupt	t	RETLW Return Literal to W					
Syntax:	RETFIE {	s}		Synt	ax:	RETLW k			
Operands:	$s \in \left[0,1\right]$			Ope	rands:	$0 \leq k \leq 255$	$\leq k \leq 255$		
Operation:	$(TOS) \rightarrow P$ 1 $\rightarrow$ GIE/G if s = 1,	C, IEH or PEIE/G	SIEL;	Ope	ration:	$k \rightarrow W$ , (TOS) $\rightarrow P$ PCLATU, P	PC, PCLATH are unchanged		
	(WS) → W, (STATUSS) → STATUS, (BSRS) → BSR,			Status Affected: Encoding:		None			
						0000	1100 kk	kk kkkk	
	PCLATU, PCLATH are unchanged		Desc	cription:	W is loaded	with the eigh	t-bit literal 'k'.		
Status Affected:	GIE/GIEH,	PEIE/GIEL.		The program counter is loade					
Encoding: Description:	0000 Return from	0000 000 n interrupt. Sta				top of the stack (the return addres The high address latch (PCLATH) remains unchanged.			
Description.		Stack (TOS) is		Wor	Words:		changea.		
	the PC. Interrupts are enabled by		Cycl		1 2				
setting either the high or low priority global interrupt enable bit. If 's' = 1, the contents of the shadow registers, WS,		•	cus. Cycle Activity:	2					
		QC	Q1	Q2	Q3	Q4			
		and BSRS, are			Decode	Read	Process	POP PC	
	their corresponding registers, W, STATUS and BSR. If 's' = 0, no update of these registers occurs (default).				literal 'k'	Data	from stack, Write to W		
Words:	1		(aoraan):		No	No	No	No	
Cycles:	2				operation	operation	operation	operation	
Q Cycle Activity:	_			Evor	<u>mple:</u>				
Q1	Q2	Q3	Q4			; W contair	s table		
Decode	No	No	POP PC			offset valu			
	operation	operation	from stack		-	W now has			
			Set GIEH or GIEL	TAB	:	table value	2		
No	No	No	No	TAB.		W = offset			
operation	operation	operation	operation		RETLW k0; Begin table				
Example:	RETFIE	1			RETLW k1;				
After Interrupt		T			:				
PC	L	= TOS			RETLW kn;	End of tabl	e		
W BSR		= WS = BSRS			Before Instruc				
STATUS		= STATU = 1			W After Instructi	= 07h			
GIE/GIE	H, PEIE/GIEL	- 1			W	= value of	f kn		

RETURN	Return fro	om Subrouti	ine	RLCF	Rotate Le	eft f through	n Carry
Syntax:	RETURN	{s}		Syntax:	RLCF f	{,d {,a}}	
Operands:	$s \in [0,1]$			Operands:	$0 \leq f \leq 255$		
Operation:	$(TOS) \rightarrow PO$	С;			d ∈ [0,1]		
	if $s = 1$ ,			Operation	a ∈ [0,1]	ooten 1 12	
	$(WS) \rightarrow W,$ (STATUSS)	$\rightarrow$ STATUS,		Operation:	$(f < n >) \rightarrow d$ $(f < 7 >) \rightarrow C$	,	
	(BSRS) →	BSR,			$(C) \rightarrow dest$		
<b>.</b>	-	CLATH are ur	ichanged	Status Affected:	C, N, Z		
Status Affected:	None			Encoding:	0011	01da ff	ff ffff
Encoding:	0000	0000 000		Description:		ts of register	
Description:		n subroutine. T I the top of the				he left through 6 '0', the result	,
		to the program	· · ·		•		s stored back
	-	ontents of the			in register '		
	•	/S, STATUSS into their corre				he Access Ba	ank is 3SR is used to
	registers, W	I, STATUS and	d BSR. If			GPR bank (de	
	's' = 0, no u occurs (defa	pdate of these	e registers				led instruction
Words:	1	aun).				led, this instru Indexed Liter	
Cycles:	2				•	mode whene	
Q Cycle Activity:	2				•	. See Section	
Q1	Q2	Q3	Q4			nted and Bit- is in Indexed	Literal Offset
Decode	No	Process	POP PC		Mode" for	details.	
	operation	Data	from stack		C C	<ul> <li>registe</li> </ul>	erf <
No operation	No operation	No operation	No operation				
operation	operation	operation	operation	Words:	1		
				Cycles:	1		
Example:	RETURN			Q Cycle Activity:	00	02	04
After Interrup	t			Q1 Decode	Q2 Read	Q3 Process	Q4 Write to
PC = T	OS			Decode	register 'f'	Data	destination
				Example:	RLCF	REG, 0,	0
				Before Instruc			Ŭ,
				REG	= 1110 0	110	
				C After Instructio	= 0 on		
				REG	= 1110 C = 1100 1		

RLNCF		Rotate Le	eft f (No Car	ry)	RI	RCF	Rotate Ri	ght f throug	h Carry
Syntax:		RLNCF	f {,d {,a}}		Sy	ntax:	RRCF f{,	d {,a}}	
Operands:		$0 \le f \le 255$ d $\in [0,1]$ a $\in [0,1]$			Oţ	perands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$		
Operation:	4 I	$(f < 7 >) \rightarrow d$	est <n +="" 1="">, est&lt;0&gt;</n>		Oţ	peration:	$(f < n >) \rightarrow de$ $(f < 0 >) \rightarrow C$ $(C) \rightarrow dest$	,	
Status Affec	ted:	N, Z			St	atus Affected:	C, N, Z		
Encoding:		0100	01da ff			coding:	0011	00da ff	ff ffff
Description:		one bit to t is placed ir stored bac If 'a' is '0', t If 'a' is '1', t GPR bank If 'a' is '0' a set is enab in Indexed mode when Section 25 Bit-Oriented	the BSR is use (default). and the extend led, this instru Literal Offset never $f \le 95$ (5 5.2.3 "Byte-O	¹ 0', the result is (default). nk is selected. ded instruction ction operates Addressing SFh). See <b>riented and</b> <b>ns in Indexed</b> r details.		escription:	The conten one bit to th flag. If 'd' is If 'd' is '1', t register 'f' ( If 'a' is '0', t If 'a' is '1', t GPR bank If 'a' is '0' a set is enabl in Indexed mode when Section 25 Bit-Oriente	ts of register ' ne right throug '0', the result is pla default). he Access Ba he BSR is use (default). nd the extend led, this instru Literal Offset <i>J</i> never $f \le 95$ (5 <b>.2.3 "Byte-Or</b>	f' are rotated f' are rotated ih the Carry is placed in W. aced back in nk is selected. ed to select the led instruction ction operates Addressing Fh). See riented and ns in Indexed
Words:		1					C C	registe	er f 🗕 🍝
Cycles:		1			W	ords:	1		
Q Cycle Ac	ctivity:					rcles:	1		
	21	Q2	Q3	Q4		Cycle Activity:			
Dec	ode	Read register 'f'	Process Data	Write to destination		Q1	Q2	Q3	Q4
		regiotor r	Dula	dootination	1	Decode	Read	Process	Write to
Example:		RLNCF	REG, 1,	0			register 'f'	Data	destination
R After Ir	Instruc EG nstructic EG	= 1010 1			Ex	ample: Before Instruc REG C After Instructio REG	= 1110 C = 0		0
						W C	= 0111000 = 0111000		

RRNCF	Rotate F	Right f (N	o Carry)	
Syntax:	RRNCF	f {,d {,a}}		
Operands:	$0 \le f \le 25$ $d \in [0,1]$ $a \in [0,1]$	5		
Operation:	$(f \le n >) \rightarrow$ $(f \le 0 >) \rightarrow$	dest <n 1<br="" –="">dest&lt;7&gt;</n>	>,	
Status Affected:	N, Z			
Encoding:	0100	00da	ffff	ffff
Description:	one bit to is placed placed ba	ents of regis the right. If in W. If 'd' ick in regist , the Acces	f 'd' is '0', is '1', the ter 'f' (defa	the result result is ault).
	is '1', ther	overriding for the bank of the	will be sel	
	•	SR value (o and the ex	,	struction
		bled, this in		
		d Literal Of		•
		enever f ≤ 9	• •	
		25.2.3 "Byt ted Instru		
		ffset Mode		
	_	► re	gister f	<b>⊢</b> ►
	L		-	
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1				
SQ.	Q2	Q3		Q4
Decode	Read	Proces		/rite to
	Read	Proces	des	/rite to
Decode Example 1: Before Instruc	Read register 'f'	Proces Data	des	/rite to
Decode Example 1: Before Instruc REG	Read register 'f' RRNCF tion = 1101	Proces Data	des	/rite to
Decode Example 1: Before Instruc REG After Instructio	Read register 'f' RRNCF tion = 1101 on	Proces Data REG, 1, 0111	des	/rite to
Decode Example 1: Before Instruc REG	Read register 'f' RRNCF tion = 1101	Proces Data REG, 1, 0111	des	/rite to
Decode Example 1: Before Instruc REG After Instructio	Read register 'f' RRNCF tion = 1101 on	Proces Data REG, 1, 0111	0 <b>de</b>	/rite to
Decode Example 1: Before Instruc REG After Instructio REG	Read register 'f' RRNCF tion = 1101 on = 1110 RRNCF	Proces Data REG, 1, 0111 1011	0 <b>de</b>	/rite to
Decode Example 1: Before Instruct REG After Instruction REG Example 2: Before Instruct W	Read register 'f' RRNCF tion = 1101 on = 1110 RRNCF tion = ?	Proces Data REG, 1, 0111 1011 REG, 0,	0 <b>de</b>	/rite to
Decode Example 1: Before Instruct REG After Instruction REG Example 2: Before Instruct	Read register 'f' RRNCF tion = 1101 0n = 1110 RRNCF tion = ? = 1101	Proces Data REG, 1, 0111 1011	0 <b>de</b>	/rite to

1110 1011 1101 0111

=

W REG

SET	F	Set f							
Synta	ax:	SETF f{	SETF f {,a}						
Oper	ands:	0 ≤ f ≤ 255 a ∈ [0,1]							
Oper	ation:	$FFh\tof$							
Statu	s Affected:	None							
Enco	oding:	0110	100a	ffff	ffff				
Desc	ription:	are set to I If 'a' is '0', If 'a' is '1', GPR bank If 'a' is '0' a set is enab in Indexed mode whe Section 29 Bit-Orient	0110100afffffffThe contents of the specified registerare set to FFh.If 'a' is '0', the Access Bank is selected.If 'a' is '0' and the extended instructionset is enabled, this instruction operatesin Indexed Literal Offset Addressingmode whenever f ≤ 95 (5Fh). SeeSection 25.2.3 "Byte-Oriented andBit-Oriented Instructions in Indexed						
Word	ls:	Literal Off	Set Mode		ins.				
Cycle		1							
	vcle Activity:	·							
	Q1	Q2	Q3	5	Q4				
	Decode	Read register 'f'	Proce Data		Write gister 'f'				
Exan	nple:	SETF	RE	G <b>,</b> 1					

Before Instruction		
REG	=	5Ah
After Instruction		
REG	=	FFh

SLEEP	Enter Sle	eep mode		SUBFWB	Subtract f from W with Borrow
Syntax:	SLEEP			Syntax:	SUBFWB f {,d {,a}}
Operands:	None			Operands:	$0 \leq f \leq 255$
Operation:	$00h \rightarrow WE$				$d \in [0,1]$
		postscaler,		Operation	$a \in [0, 1]$ (W) - (f) - ( $\overline{C}$ ) $\rightarrow$ dest
	$1 \rightarrow \underline{TO}, \\ 0 \rightarrow \overline{PD}$			Operation: Status Affected:	
Status Affected:	TO, PD			Encoding:	N, OV, C, DC, Z
Encoding:	0000	0000 000	0 0011	6	0101 01da ffff ffff
Description:		r-Down status		Description:	Subtract register 'f' and Carry flag (borrow) from W (2's complement
	cleared. Th	he Time-out st	atus bit (TO)		method). If 'd' is '0', the result is stored
		tchdog Timer a are cleared.	nd its		in W. If 'd' is '1', the result is stored in
	•	ssor is put into	Sleen mode		register 'f' (default). If 'a' is '0', the Access Bank is selected.
		scillator stoppe			If 'a' is '1', the BSR is used to select the
Words:	1				GPR bank (default).
Cycles:	1				If 'a' is '0' and the extended instruction set is enabled, this instruction operates
Q Cycle Activity:					in Indexed Literal Offset Addressing
Q1	Q2	Q3	Q4		mode whenever f $\leq$ 95 (5Fh). See
Decode	No	Process	Go to		Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed
	operation	Data	Sleep		Literal Offset Mode" for details.
Fuendar				Words:	1
Example:	SLEEP			Cycles:	1
Before Instruc TO =	?			Q Cycle Activity:	
PD =	?			Q1	Q2 Q3 Q4
After Instructi				Decode	Read Process Write to
<u>TO</u> = PD =	1† 0				register 'f' Data destination
				Example 1:	SUBFWB REG, 1, 0
† If WDT causes	wake-up, this b	oit is cleared.		Before Instru REG	= 3
				W	= 2 = 1
				After Instruct	-
				REG	= FF
				W C	= 2 = 0
				Z N	<ul> <li>= 0</li> <li>= 1 ; result is negative</li> </ul>
				Example 2:	
				Before Instru	iction
				REG W	= 2 = 5
				С	= 1
				After Instruct REG	ion = 2
				W	= 3
				C Z	= 1 = 0
				Ν	= 0 ; result is positive
				Example 3: Refere Instru	
				Before Instru REG	ection = 1
				W C	= 2 = 0
				ل After Instruct	0

; result is zero

After Instruction

REG W C Z N

SUBLW		Subtract	W fron	n Lite	eral	
Syntax:		SUBLW	k			
Operands:		$0 \le k \le 25$	5			
Operation:		$k - (W) \rightarrow$	W			
Status Affected:		N, OV, C,	DC, Z			
Encoding:		0000	1000	kk}	сk	kkkk
Description:		W is subtr literal 'k'. 1				
Words:		1				
Cycles:		1				
Q Cycle Activity:						
Q1		Q2	Q3			Q4
Decode	li	Read teral 'k'	Proce Data		Wr	ite to W
Example 1:		SUBLW (	)2h			
Before Instruc	tion					
W C	= =	01h ?				
After Instructio W	on	01h				
С	=		esult is p	ositiv	е	
Z N	=	0 0				
Example 2:		SUBLW (	)2h			
Before Instruc	tion					
W C	=	02h ?				
After Instructio		ſ				
W	=	00h				
C Z	=	1 ; r 1	esult is z	ero		
Ν	=	0				
Example 3:		SUBLW (	)2h			
Before Instruc						
W C	=	03h ?				
After Instruction	on					
W C	=	FFh ; ( 0 : r	(2's comp result is n	oleme legativ	nt) ve	
Ž N	=	0 1		- 9-11		
IN	-	I				

SUB\	NF	S	Subtract W from f				
Syntax	x:	S	UBWF	f {,d {,a}}			
Opera	inds:	0	$\leq f \leq 25$	5			
			∈ [0,1]				
_			∈ [0,1]				
Opera	ition:	`	) – (W)				
Status	Affected:	N	, OV, C	, DC, Z			
Encod	ling:		0101	11da ffi	ff ffff		
Descr	Description:			W from register ent method). If stored in W. If 'c stored back in re	'd' is '0', the ' is '1', the egister 'f'		
		G	PR ban	, the BSR is use k (default).			
				and the extend			
				bled, this instruct d Literal Offset /			
		m	ode wh	enever f ≤ 95 (5	Fh). See		
				25.2.3 "Byte-Or			
				nted Instruction ffset Mode" for			
Words	<u>.</u> .	1					
Cycles		1					
QUy	cle Activity: Q1		Q2	Q3	Q4		
	QI		QZ	Q3			
Г	Decode	F	pead	Process			
	Decode		Read ister 'f'	Process Data	Write to destination		
Exam		reg	ister 'f'	Data	Write to		
<u>Exam</u>		reg S			Write to		
	<u>ple 1:</u> Before Instruc REG	reg S	ister 'f' UBWF 3	Data	Write to		
	ple 1: Before Instruc	reg S	ister 'f' UBWF	Data	Write to		
E	ple 1: Before Instruct REG W C After Instructio	reg S tion = = =	ister 'f' UBWF 3	Data	Write to		
E	ple 1: Before Instruct REG W C After Instructio REG	reg S tion = = =	ister 'f' UBWF 3 2 ? 1	Data	Write to		
E	ple 1: REG W C After Instruction REG W C	reg stion = = = on = = =	ister 'f' UBWF 3 2 ? 1 2 1 ;	Data	Write to destination		
E	<u>ple 1:</u> Before Instruc REG W C C After Instructio REG W	reg S tion = = =	ister 'f' UBWF 3 2 ? 1 2	<b>Data</b> REG, 1, 0	Write to destination		
E	ple 1: REG W C After Instruction REG W C Z N	reg stion = = on = = = =	ister f' UBWF 3 2 ? 1 2 7 1 2 1 5 0	<b>Data</b> REG, 1, 0	Write to destination		
E A Exam	ple 1: REG W C After Instruction REG W C Z N	reg stion = = = = = = s	ister f' UBWF 3 2 ? 1 2 7 1 2 1 5 0	Data REG, 1, 0	Write to destination		
E A Exam	ple 1: REG W C After Instruction REG W C Z N ple 2: Before Instruct REG	reg stion = = = = = = s	ister f' UBWF 3 2 ? 1 2 1 ; 0 0 UBWF 2	Data REG, 1, 0	Write to destination		
E A Examı E	ple 1: REG W C After Instruction REG W C Z N ple 2: Before Instruct REG W C	reg stion = = = = = = stion = = = =	ister f'           UBWF           3           2           ?           1           2           1           2           1           2           1           2           1           2           1           2           1           2           1           2           1           2           1           2           1           2           1           2           1           2           3           2           3           2           2           3           2           3           3           3           3           3           3           3           3           3           3           3           3           3           3           3 <td< td=""><td>Data REG, 1, 0</td><td>Write to destination</td></td<>	Data REG, 1, 0	Write to destination		
E A Examı E	ple 1: REG W C After Instruction REG W C Z N ple 2: Before Instruct REG W C	reg stion = = = = = = stion = = = =	ister f'           UBWF           3           2           ?           1           2           1           2           1           2           1           2           1           2           1           2           2           2           ?	Data REG, 1, 0	Write to destination		
E A Examı E	ple 1: REG W C After Instruction REG W C Z N ple 2: Before Instruct REG W C	reg stion = = = = = = stion = = = =	ister f' UBWF 3 2 ? 1 2 1 ; 0 0 UBWF 2	Data REG, 1, 0	Write to destination		
E A Examı E	ple 1: REG W C After Instruction REG W C Z N ple 2: Before Instruction REG W C After Instruction REG W C	reg stition = = = = = = stition = = = = = = s	ister f'         UBWF         3         2         ?         1         2         1         2         1         2         1         2         3         2         2         2         2         2         0         1         ;         2         0         1         ;         0         1         ;	Data REG, 1, 0	Write to destination		
E A Examı E	ple 1: REG W C After Instruction REG W C Z N ple 2: Before Instruction REG W C C After Instruction REG W	reg stion = = = = = = s tion = = = = s	ister f UBWF 3 2 ? 1 2 ? 1 2 ? 2 0 0 UBWF 2 2 ? 2 0	Data REG, 1, 0 result is positiv REG, 0, 0	Write to destination		
E A Examı E	ple 1: REG W C After Instruction REG W C Sefore Instruction REG W C After Instruction REG W C After Instruction REG W C After Instruction REG W C N	reg stition = = = = = = = = = = = = = = = = = = =	ister f'           UBWF           3           2           1           2           1           0           UBWF           2           1           2           1           2           1           2           1           2           1           1           1	Data REG, 1, 0 result is positiv REG, 0, 0	Write to destination		
Exam A Exam	ple 1: REG W C After Instruction REG W C Z N ple 2: Before Instruction REG W C After Instruction REG W C After Instruction REG W C Z N N D E Sefore Instruction REG W C Sefore Instruction REG W C Sefore Instruction REG W C Sefore Instruction REG Sefore	reg stion = = = = = = = = = = = = = = = = = = =	ister f'           UBWF           3           2           ?           1           2           1           2           1           2           1           2           2           0           UBWF           2           0           1           0           UBWF           2           0           1           0           UBWF	Data REG, 1, 0 result is positiv REG, 0, 0 result is zero	Write to destination		
Exam A Exam	ple 1: REG W C After Instruction REG W C Z N Defore Instruction REG W C After Instruction REG W C Z N Defore Instruction REG Before Instruction REG	reg stition = = = = = = = = = = = = = = = = = = =	ister f'         UBWF         3         2         1         2         1         2         1         0         UBWF         2         1         2         1         2         1         0         UBWF         1         0         UBWF         1	Data REG, 1, 0 result is positiv REG, 0, 0 result is zero	Write to destination		
Exam A Exam E Exam	ple 1: REG W C After Instruction REG W C Z N ple 2: Before Instruction REG W C C After Instruction REG W C Z N ple 3: Before Instruction REG W C Z N ple 3: Before Instruction REG W C Z N ple 3: Before Instruction REG W C Z N ple 3: C Sefore Instruction REG W C Z N D C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C C N C Z N C Z N C Z N C Z N C Z N C Z N C C N C C N C C N C C N C C N C C N C C N C C N C N C C N C C N C C N C C N C C N C C N C C N C N C N C C N C C N C C N C C N C C N C C N C C N C C N C N C C N C C N C C N C C N C C N C C N C C N C C N C C N C C N C C N C C N C C	reg stion = = s stion = = s stion = = s tion = = s	ister f'           UBWF           3           2           ?           1           2           1           2           1           2           1           2           2           0           UBWF           2           0           1           0           UBWF           2           0           1           0           UBWF	Data REG, 1, 0 result is positiv REG, 0, 0 result is zero	Write to destination		
Exam A Exam E Exam	ple 1: REG W C After Instruction REG W C Before Instruction REG W C After Instruction REG W C Z N ple 3: Before Instruction REG W C Z N ple 3: Before Instruction REG W C After Instruction REG W C After Instruction REG W C Z N ple 3: Before Instruction REG W C Z N N ple 3: Before Instruction REG W C Z N N ple 3: Before Instruction REG W C Z N Struction REG W C Z N Struction REG W C Z N Struction REG W C Z N Struction REG W C Z N Struction REG W C Z N Struction REG W C Z N Struction REG W C Z N Struction REG W C Struction REG W C	reg stion = = = = = = = = = = = = = = = = = = =	ister f'         UBWF         3         2         ?         1         2         1         2         0         UBWF         2         2         1         2         0         UBWF         2         0         UBWF         1         0         UBWF         1         2         ?	Data REG, 1, 0 result is positiv REG, 0, 0 result is zero REG, 1, 0	Write to destination		
Exam A Exam E Exam	ple 1: REG W C After Instruction REG W C Z N ple 2: Before Instruction REG W C C After Instruction REG W C Z N ple 3: Before Instruction REG W C Z N ple 3: Before Instruction REG W C Z N ple 3: Before Instruction REG W C Z N ple 3: C Sefore Instruction REG W C Z N D C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C Z N C C N C Z N C Z N C Z N C Z N C Z N C Z N C C N C C N C C N C C N C C N C C N C C N C C N C N C C N C C N C C N C C N C C N C C N C C N C N C N C C N C C N C C N C C N C C N C C N C C N C C N C N C C N C C N C C N C C N C C N C C N C C N C C N C C N C C N C C N C C N C C	reg stion = = s stion = = s stion = = s tion = = s	ister f'         UBWF         3         2         ?         1         2         1         2         0         UBWF         2         2         1         2         0         UBWF         2         0         UBWF         1         0         UBWF         1         2         ?	Data REG, 1, 0 result is positiv REG, 0, 0 result is zero	Write to destination		
Exam A Exam E Exam	ple 1: REG W C After Instruction REG W C Z N ple 2: Before Instruction REG W C C After Instruction REG W C Z N ple 3: Before Instruction REG W C After Instruction REG W C	reg stion = = = = = = = = = = = = = = = = = = =	ister f'         UBWF         3         2         ?         1         2         1         2         1         2         1         2         3         2         1         2         0         UBWF         2         0         UBWF         1         0         UBWF         1         2         ?         FFh         2	Data REG, 1, 0 result is positiv REG, 0, 0 result is zero REG, 1, 0	Write to destination		

SUE	SWFB	s	ubtract	W from	f witl	h Borrow
Synta	ax:	S	UBWFB	f {,d {,a	a}}	
Oper	ands:	0	≤ f ≤ 255			
			∈ [0,1]			
~			∈ [0,1]			
•	ation:			$(\overline{C}) \rightarrow de$	st	
	IS Affected:	N	, OV, C, I			
	oding:	Ĺ	0101	10da	fff	
Desc	ription:	fro m in If If Se in <b>Se</b> <b>B</b>	om regist ethod). If W. If 'd' i register 'a' is '0', 'a' is '0', 'a' is '1', PR bank 'a' is '0' a et is enab Indexed ode whe ection 25 it-Orient	er 'f' (2's f'd' is '0', s '1', the i 'f' (defaul the Access the BSR i (default). and the ex bled, this i Literal Of never $f \le$ 5.2.3 "By ed Instru	compli- the re- result i t). ss Ban is used xtende nstruc ffset A 95 (5F <b>te-Ori</b> <b>istions</b>	sult is stored back s stored back k is selected. I to select the d instruction tion operates ddressing h). See ented and s in Indexed
			teral Off	set Mode	e" for a	details.
Word		1				
Cycle		1				
QC	ycle Activity:		~~		~	<u>.</u>
	Q1 Decode		Q2 Read	Q		Q4 Write to
	Decoue		gister 'f'	Dat		destination
Exan	nple 1:		SUBWFB	REG,	1, 0	
	Before Instruc	tion				
	REG	=	19h 0Dh	(000		
	w С	=	1	(000	0 110	)1)
	After Instructio	n				
	REG W	=	0Ch 0Dh	(000)		
	С	=	1	(000	0 110	
	Z N	=	0 0	; resu	ilt is po	sitive
Exan	nple 2:		SUBWFB	REG, 0		
	Before Instruc	tion				
	REG W	=	1Bh 1Ah	(000 (000	1 101 1 101	
	č	=	0	(000	1 101	.0)
	After Instructio					
	REG W	=	1Bh 00h	(000	1 101	.1)
	С	=	1		It is to	
	Z N	=	1 0	, resu	ılt is ze	10
Exar	nple 3:		SUBWFB	REG,	1, 0	
	Before Instruc	tion				
	REG W	=	03h 0Eh	(000 (000	0 001	,
	С	=	1	(000	0 II(	/ /
	After Instructio			/	1 010	
	REG	=	F5h		1 010 comp]	
	W C	=	0Eh 0		0 110	
	Z N	=	0 1	; resu	ılt is ne	egative

SWAPF f	{,d {,a}}				
$\begin{array}{l} 0 \leq f \leq 255 \\ d  \in  [0,1] \\ a  \in  [0,1] \end{array}$	$\begin{array}{l} 0 \leq f \leq 255 \\ d  \in  [0,1] \end{array}$				
$(f<3:0>) \rightarrow dest<7:4>,$ $(f<7:4>) \rightarrow dest<3:0>$					
None					
0011	10da	fff	f ffff		
'f' are excha is placed in placed in re If 'a' is '0', ti If 'a' is '1', ti GPR bank ( If 'a' is '0' a set is enabl in Indexed I mode when Section 25 Bit-Oriente	anged. If W. If 'd' egister 'f' he Acces he BSR i (default). nd the ex ed, this i Literal Of leever $f \leq$ .2.3 "By ed Instru	'd' is '( is '1', t (defau s Banl s used s used stender fset Ac 95 (5F te-Orie ctions	b', the result the result is lt). to select the d instruction ion operates ddressing h). See ented and in Indexed		
1					
1					
Q2	Q3		Q4		
Read register 'f'			Write to destination		
SWAPF F ion = 53h	REG, 1,	0			
	$\begin{array}{c} 0 \leq f \leq 255\\ d \in [0,1]\\ a \in [0,1]\\ (f<3:0>) \rightarrow\\ (f<7:4>) \rightarrow\\ \hline\\ None\\ \hline\\ 0011\\ \hline\\ The upper a\\ f' are exchains placed in replaced in respective to a set is enable in Indexed I f'a' is '0' a set is enable in Indexed I mode when section 25 Bit-Oriente Literal Offs 1 1 \\ 1 \\ \hline\\ Q2 \\ \hline\\ Read \\ register 'f' \\ \hline\\ SWAPF Fion$	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$ $(f<3:0>) \rightarrow dest<7:4$ $(f<7:4>) \rightarrow dest<3:0$ None $\boxed{0011  10da}$ The upper and lowe (f are exchanged. If is placed in W. If 'd' placed in register 'f' If 'a' is '0', the Access If 'a' is '1', the BSR i GPR bank (default). If 'a' is '0' and the exist is enabled, this i in Indexed Literal Off mode whenever f < Section 25.2.3 "Byt Bit-Oriented Instru Literal Offset Model 1 1 $\boxed{Q2 \qquad Q3}$ Read Proce register 'f' Data SWAPF REG, 1, ion	$\begin{array}{c} 0 \leq f \leq 255\\ d \in [0,1]\\ a \in [0,1]\\ (f<3:0>) \rightarrow dest<7:4>,\\ (f<7:4>) \rightarrow dest<3:0>\\ \hline \\ \hline \\ None\\ \hline \hline \\ \hline \\ \hline \\ \hline \\ 1 \\ 0011 \\ 10da \\ fff\\ \hline \\ The upper and lower nibble \\ (f are exchanged. If 'd' is 'i', t)\\ placed in vegister 'f' (defaul if 'a' is '0', the Access Banl If 'a' is '0', the Access Banl If 'a' is '0', the Access Banl If 'a' is '1', the BSR is used GPR bank (default).\\ If 'a' is '0' and the extender set is enabled, this instruct in Indexed Literal Offset Ac mode whenever f \leq 95 (5F) Section 25.2.3 "Byte-Orie Bit-Oriented Instructions Literal Offset Mode" for other and the set of the$		

TBL	RD	Table Read	I			
Synta	ax:	TBLRD ( *; *+	+; *-; +*)			
Oper	ands:	None				
Oper	ation:	if TBLRD *, (Prog Mem ( ¹ TBLPTR – Na if TBLRD *+, (Prog Mem ( ¹ (TBLPTR) + ⁻ if TBLRD *-, (Prog Mem ( ¹ (TBLPTR) + ⁻ (TBLPTR) + ⁻ (Prog Mem ( ¹	o Change TBLPTR) 1 → TBL TBLPTR) 1 → TBL 1 → TBL	) → T, PTR; ) → T, PTR; PTR;	ABLA ABLA	π, π,
Statu	s Affected:	None				
Enco	ding:	0000	0000	00	00	10nn nn=0 * =1 *+ =2 *- =3 +*
Desc	ription:	This instruction of Program Men Pointer (TBLI The TBLPTR each byte in thas a 2-Mbyt TBLPTR[0] TBLPTR[0] TBLPTR[0] The TBLRD in of TBLPTR a • no change • post-increr	lemory (I nory, a pr PTR), is i ( a 21-bit the progr. e addres ] = 0: Lee Prc = 1: Mo Prc nstruction s follows	P.M.). pinter, used. t point am me s rang ast Sig ogram st Sig ogram can r	To ad calle er) po emory ge. nifica Memo nificar Memo	Idress the d Table bints to /. TBLPTR nt Byte of ory Word it Byte of ory Word
		<ul><li> post-decre</li><li> pre-increm</li></ul>				
Word	ls [.]	1				
Cycle		2				
	ycle Activity	_				
30	Q1	Q2	Q	3		Q4
	Decode	No operation	No opera	C	op	No peration

No operation (Write TABLAT)

#### TBLRD Table Read (Continued)

Example 1:	TBLRD	*+	;	
Before Instruction	on			
TABLAT TBLPTR MEMORY(	· · · ·	)	= = =	55h 00A356h 34h
After Instruction TABLAT			=	246
TBLPTR			=	34h 00A357h
Example 2:	TBLRD	+*	;	
Before Instruction	on			
TABLAT TBLPTR MEMORY( MEMORY(	01A358h)		= = =	0AAh 01A357h 12h 34h
After Instruction				

No

operation

No operation

(Read Program Memory) No

operation

TBLWT	Table Wr	rite			
Syntax:	TBLWT (*	; *+; *-; +*	)		
Operands:	None				
Operation:	if TBLWT*, (TABLAT) $\rightarrow$ Holding Register, TBLPTR – No Change; if TBLWT*+, (TABLAT) $\rightarrow$ Holding Register, (TBLPTR) + 1 $\rightarrow$ TBLPTR; if TBLWT*-, (TABLAT) $\rightarrow$ Holding Register, (TBLPTR) – 1 $\rightarrow$ TBLPTR; if TBLWT+*, (TBLPTR) + 1 $\rightarrow$ TBLPTR, (TABLAT) $\rightarrow$ Holding Register				
Status Affected:	None	/	, rogiotoi		
Encoding:	0000	0000	0000	11nn nn=0 * =1 *+ =2 *- =3 +*	
Words:					
Cycles:	2				
Q Cycle Activity:					
. ,	Q1	Q2	Q3	Q4	
	Decode	No operation	No operation	No operation	
	No	No	No	No	
	oporation	oporation	oporation	oporation	

operation operation operation

. (Read TABLAT) operation

. (Write to Holding Register)

Example 1: TBLWT *-	+;	
Before Instruction		
TABLAT	= 55h	
TBLPTR	= 00A356h	
HOLDING REGISTE (00A356h)	ER = FFh	
After Instructions (table w	vrite completion)	
TABLAT	= 55h	
TBLPTR	= 00A357h	
HOLDING REGISTE		
(00A356h)	= 55h	
Example 2: TBLWT +	*;	
Before Instruction		
TABLAT	= 34h	
TBLPTR	= 01389Ah	
(01389Ah) HOLDING REGISTE	= FFh FR	
(01389Bh)	= FFh	
After Instruction (table wr	rite completion)	
TABLAT	= 34h	
TBLPTR	= 01389Bh	
(01389Ah) HOLDING REGISTE	= FFh	
(01389Bh)	= 34h	

Table Write (Continued)

TBLWT

TSTFSZ Test f, Skip if 0					
Synta	IX:	TSTFSZ f {,	,a}		
Opera	ands:	$\begin{array}{l} 0 \leq f \leq 255 \\ a \in [0,1] \end{array}$			
Opera	ation:	skip if f = 0			
Status Affected: None					
Encoding: 0110 011a ffff fff					
Encoding:       0110       011a       ffff       ffff         Description:       If 'f' = 0, the next instruction fetched during the current instruction execution is discarded and a NOP is executed, making this a two-cycle instruction.         If 'a' is '0', the Access Bank is selecter If 'a' is '1', the BSR is used to select th GPR bank (default).         If 'a' is '0' and the extended instruction set is enabled, this instruction operate in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed				ion execution executed, struction. It is selected. It is select the ed instruction tion operates iddressing Fh). See ented and s in Indexed	
		Literal Offs	et Mode" for	details.	
Word	S:	1			
Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction.					
QC	cle Activity:				
	Q1	Q2	Q3	Q4	
[	Decode	Read	Process	No	
		register 'f'	Data	operation	
lf ski				<u>.</u>	
Γ	Q1	Q2	Q3	Q4	
	No operation	No operation	No operation	No operation	
lf ski		d by 2-word ins		oporation	
	Q1	Q2	Q3	Q4	
[	No	No	No	No	
	operation	operation	operation	operation	
	No	No	No	No	
L	operation	operation	operation	operation	
Example: HERE TSTFSZ CNT, 1 NZERO : ZERO :					
	Before Instruc PC After Instructic	= Ad	dress (HERE)	1	
,	If CNT PC If CNT PC PC	= 001 = Ad ≠ 001	dress (ZERO)		

XORLW Exclusive OR Literal wi					h W	
Syntax:	XORLW	k				
Operands:	$0 \le k \le 25$	5				
Operation:	(W) .XOR	(W) .XOR. $k \rightarrow W$				
Status Affected:	N, Z	N, Z				
Encoding:	0000	0000 1010 kkkk kkkk				
Description:	The conte the 8-bit li in W.					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3			Q4	
Decode	Read literal 'k'	Proces Data		Wr	ite to W	
Example:	XORLW	0AFh				
Before Instruc W	= B5h					
After Instructio	on = 1Ah					

XORWF	Exclusive OR W with f					
Syntax:	XORWF	f {,d {,a}}				
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d  \in  [0,1] \\ a  \in  [0,1] \end{array}$	d ∈ [0,1]				
Operation:	(W) .XOR.	(f) $\rightarrow$ dest				
Status Affected:	N, Z					
Encoding:	0001	10da ffi	ff ffff			
Description:	register 'f'. I in W. If 'd' is in the regist If 'a' is '0', t If 'a' is '1', t GPR bank If 'a' is '0' a set is enabl in Indexed mode when Section 25	Exclusive OR the contents of W with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in the register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 25.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed				
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	Read register 'f'	Process Data	Write to destination			
Example: Before Instruc REG W After Instructio REG	tion = AFh = B5h on = 1Ah	REG, 1, 0				
W	= B5h					

#### 25.2 Extended Instruction Set

In addition to the standard 75 instructions of the PIC18 instruction set, PIC18F2682/2685/4682/4685 devices also provide an optional extension to the core CPU functionality. The added features include eight additional instructions that augment indirect and indexed addressing operations and the implementation of Indexed Literal Offset Addressing mode for many of the standard PIC18 instructions.

The additional features are disabled by default. To enable them, users must set the XINST Configuration bit.

The instructions in the extended set can all be classified as literal operations, which either manipulate the File Select Registers or use them for indexed addressing. Two of the instructions, ADDFSR and SUBFSR, each have an additional special instantiation for using FSR2. These versions (ADDULNK and SUBULNK) allow for automatic return after execution.

The extended instructions are specifically implemented to optimize re-entrant program code (that is, code that is recursive or that uses a software stack) written in high-level languages, particularly C. Among other things, they allow users working in high-level languages to perform certain operations on data structures more efficiently. These include:

- Dynamic allocation and deallocation of software stack space when entering and leaving subroutines
- Function Pointer invocation
- Software Stack Pointer manipulation
- Manipulation of variables located in a software stack

A summary of the instructions in the extended instruction set is provided in Table 25-3. Detailed descriptions are provided in **Section 25.2.2 "Extended Instruction Set**". The opcode field descriptions in Table 25-1 apply to both the standard and extended PIC18 instruction sets.

Note: The instruction set extension and the Indexed Literal Offset Addressing mode were designed for optimizing applications written in C; the user may likely never use these instructions directly in assembler. The syntax for these commands is provided as a reference for users who may be reviewing code that has been generated by a compiler.

#### 25.2.1 EXTENDED INSTRUCTION SYNTAX

Most of the extended instructions use indexed arguments, using one of the File Select Registers and some offset to specify a source or destination register. When an argument for an instruction serves as part of indexed addressing, it is enclosed in square brackets ("[]"). This is done to indicate that the argument is used as an index or offset. MPASM[™] Assembler will flag an error if it determines that an index or offset value is not bracketed.

When the extended instruction set is enabled, brackets are also used to indicate index arguments in bitoriented and byte-oriented instructions. This is in addition to other changes in their syntax. For more details, see Section 25.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands".

**Note:** In the past, square brackets have been used to denote optional arguments in the PIC18 and earlier instruction sets. In this text and going forward, optional arguments are denoted by braces ("{}").

Mnemonic, Operands		Description	Cycles	16-E	16-Bit Instruction Word			Status
		Description	Cycles	MSb	MSb		LSb	Affected
ADDFSR	f, k	Add literal to FSR	1	1110	1000	ffkk	kkkk	None
ADDULNK	k	Add literal to FSR2 and return	2	1110	1000	11kk	kkkk	None
CALLW		Call subroutine using WREG	2	0000	0000	0001	0100	None
MOVSF	z _s , f _d	Move z _s (source) to 1st word	2	1110	1011	0 z z z	ZZZZ	None
		f _d (destination) 2nd word		1111	ffff	ffff	ffff	
MOVSS	z _s , z _d	Move z _s (source) to 1st word	2	1110	1011	1zzz	ZZZZ	None
	ũ ũ	z _d (destination) 2nd word		1111	XXXX	XZZZ	ZZZZ	
PUSHL	k	Store literal at FSR2, decrement FSR2	1	1110	1010	kkkk	kkkk	None
SUBFSR	f, k	Subtract literal from FSR	1	1110	1001	ffkk	kkkk	None
SUBULNK	k	Subtract literal from FSR2 and return	2	1110	1001	11kk	kkkk	None

#### TABLE 25-3: EXTENSIONS TO THE PIC18 INSTRUCTION SET

#### 25.2.2 EXTENDED INSTRUCTION SET

ADD	FSR	Add Literal to FSR						
Synta	ax:	ADDFSR	ADDFSR f, k					
Oper	ands:	$0 \le k \le 63$						
		f ∈ [ 0, 1,	2]					
Oper	ation:	FSR(f) + k	$s \rightarrow FSR($	f)				
Statu	s Affected:	None						
Enco	ding:	1110 1000 ffkk kkkk						
Description: The 6-bit literal 'k' is added to t contents of the FSR specified t								
Word	ls:	1						
Cycle	es:	1						
QC	ycle Activity:							
	Q1	Q2	Q3			Q4		
	Decode	Read	Proces	SS	Ν	/rite to		
		literal 'k'	Data			FSR		

ADDFSR 2, 23h

ADDULNK	Add Lite	ral to FSI	R2 and R	eturn	
Syntax:	ADDULNK	ADDULNK k			
Operands:	$0 \le k \le 63$				
Operation:	FSR2 + k → FSR2, PC = (TOS)				
Status Affected:	None				
Encoding:	1110	1000	11kk	kkkk	
Description:	The 6-bit literal 'k' is added to the contents of FSR2. A RETURN is then executed by loading the PC with the TOS. The instruction takes two cycles to execute; a NOP is performed during the second cycle.				
	This may be thought of as a special case of the ADDFSR instruction, where f = 3 (binary '11'); it operates only on FSR2.				
Words:	1				
Cycles:	2				

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	literal 'k'	Data	FSR
No	No	No	No
Operation	Operation	Operation	Operation

Example: ADDULNK 23h

Before Instruction					
FSR2	=	03FFh			
PC	=	0100h			
TOS	=	02AFh			
After Instructi	on				
FSR2	=	0422h			
PC	=	02AFh			
TOS	=	TOS – 1			

Note: All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction syntax then becomes: {label} instruction argument(s).

Example:

Before Instruction

After Instruction FSR2

FSR2 = 03FFh

= 0422h

CAL	.LW	Subroutine Call Using WREG				
Synta	ax:	CALLW				
Oper	rands:	None				
Oper	ration:	$(PC + 2) \rightarrow TOS,$ $(W) \rightarrow PCL,$ $(PCLATH) \rightarrow PCH,$ $(PCLATU) \rightarrow PCU$				
Statu	is Affected:	None				
Enco	oding:	0000	0000 000	01 0100		
Description       First, the return address (PC + 2) is pushed onto the return stack. Next, contents of W are written to PCL; the existing value is discarded. Then, the contents of PCLATH and PCLATU alatched into PCH and PCU, respectively. The second cycle is executed as a NOP instruction while new next instruction is fetched.         Unlike CALL, there is no option to update W, STATUS or BSR.         Words:       1				ack. Next, the to PCL; the d. Then, the PCLATU are J, cycle is ction while the ched. option to		
Cycle	es:	2				
QC	ycle Activity:					
	Q1	Q2	Q3	Q4		
	Decode	Read WREG	Push PC to stack	No operation		
	No	No	No	No		
operation     operation     operation       Example:     HERE     CALLW						
	Before Instruct PC PCLATH PCLATU W After Instruction PC TOS PCLATH PCLATH	= address = 10h = 00h = 06h on = 001006 = address = 10h	h	)		

#### MOVSF Move Indexed to f Syntax: MOVSF [zs], fd $\begin{array}{l} 0 \leq z_s \leq 127 \\ 0 \leq f_d \leq 4095 \end{array}$ Operands: $((FSR2) + z_s) \rightarrow f_d$ Operation: Status Affected: Encoding: 1st word (source) 2nd word (destin.) Description:

None					
1110 1111	1011 ffff	Ozzz ffff	zzzz _s ffff _d		
The contents of the source register are moved to destination register ' $f_d$ '. The					

actual address of the source register is determined by adding the 7-bit literal offset 'zs' in the first word to the value of FSR2. The address of the destination register is specified by the 12-bit literal ' $\mathbf{f}_{d}$ ' in the second word. Both addresses can be anywhere in the 4096-byte data space (000h to FFFh).

The MOVSF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register.

If the resultant source address points to an indirect addressing register, the value returned will be 00h.

Q Cycle Activity:

Words: Cycles:

Q1	Q2	Q3	Q4
Decode	Determine source addr	Determine source addr	Read source req
Decode	No operation No dummy read	No operation	Write register 'f' (dest)

Example: [05h], REG2 MOVSF

2

2

Before Instruction		
FSR2	=	80h
Contents of 85h REG2	= =	33h 11h
After Instruction		
FSR2	=	80h
Contents of 85h REG2	= =	33h 33h

PCLATU =

۱۸/

00h

06h

MOVSS	Move Inc	lexed to	Indexed	I		
Syntax:	MOVSS	MOVSS [z _s ], [z _d ]				
Operands:	0	$\begin{array}{l} 0 \leq z_s \leq 127 \\ 0 \leq z_d \leq 127 \end{array}$				
Operation:	((FSR2) +	$z_s) \rightarrow ((F$	SR2) + z _d	)		
Status Affected:	None					
Encoding:						
1st word (source)	1110	1011	1 z z z	ZZZZ _S		
2nd word (dest.)	1111	XXXX	XZZZ	zzzzd		
Description	The contents of the source register are moved to the destination register. The addresses of the source and destination registers are determined by adding the 7-bit literal offsets ' $z_s$ ' or ' $z_d$ ', respectively, to the value of FSR2. Both registers can be located anywhere in the 4096-byte data memory space (000h to FFFh). The MOVSS instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register. If the resultant source address points to an indirect addressing register, the value returned will be 00h. If the resultant destination address points to an indirect addressing register, the					
Words:	2					
Cycles:	2					
Q Cycle Activity:						
Q1	Q2	Q3	3	Q4		

QI	QZ	QS	Q4	
Decode	Determine	Determine	Read	
	source addr	source addr	source reg	
Decode	Decode Determine		Write	
	dest addr	dest addr	to dest reg	

Example:	MOVSS	[05h],	[06h]
Before Instructio	on _	80h	
Contents of 85h	_	33h	
Contents of 86h	_	11h	
After Instruction	-	1111	
FSR2 Contents	=	80h	
of 85h Contents	=	33h	
of 86h	=	33h	

Syntax:	PU	SHL k				
Operands:	0 ≤	k ≤ 255				
Operation:		$k \rightarrow (FSR2),$ FSR2 – 1 $\rightarrow$ FSR2				
Status Affected	l: Nor	ne				
Encoding:		1111 1	010	kkkk	kkkk	
	Thi	cremented by s instruction o a software	allows	•		
Words:	1	o a soliware	otaok.			
	1					
Cycles:						
Cycles: Q Cycle Activ	ity:					
	ity:	Q2		Q3	Q4	
Q Cycle Activ		Q2 Read 'k'		Q3 ocess lata	Q4 Write to destination	
Q Cycle Activ				ocess	Write to	

Memory (01ECh)	=	00h
After Instruction FSR2H:FSR2L Memory (01ECh)	= =	01EBh 08h
,		

SUBULNK k

 $FSR2 - k \rightarrow FSR2$ ,

 $0 \leq k \leq 63$ 

Subtract Literal from FSR2 and Return

SUBULNK

Syntax:

Operands:

Operation:

SUBFSR	Subtract	Subtract Literal from FSR						
Syntax:	SUBFSR	SUBFSR f, k						
Operands:	$0 \le k \le 63$	$0 \le k \le 63$						
	$f \in [0, 1,$	f ∈ [ 0, 1, 2 ]						
Operation:	FSRf – k	$\rightarrow$ FSRf						
Status Affected:	None	None						
Encoding:	1110	1110 1001 ffkk kkkk						
Description:	The 6-bit I	The 6-bit literal 'k' is subtracted from						
	the conter	nts of the	FSR spe	cified				
	by 'f'.							
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3		Q4				
Decode	Read	Proces	ss V	Vrite to				
	register 'f'	Data	de	stination				
Example:	SUBFSR	2, 23h						

	opoi		(T	$OS) \rightarrow P$	C C	· <b>二</b> ,			
	Statu	s Affected:	No	one					
	Enco	ding:		1110	10	01	11kk		kkkk
	Desc	ription:	со	The 6-bit literal 'k' is subtracted from the contents of the FSR2. A RETURN is then executed by loading the PC with the TOS.					
				NOP is pe			-		execute; nd cycle.
			the	iis may b e SUBFSI 1'); it ope	R instr	uctior	n, where	f = 3	
-	Word	ls:	1						
n	Cycle	es:	2						
	QC	ycle Activit	y:						
		Q1		Q2			Q3		Q4
		Decode		Read registe	-		ocess ata		/rite to stination
		No		No		I	No		No
		Operatio	n	Operat	ion	Оре	ration	Ор	eration

Example: SUBULNK 23h

Before Instruction

	ouon	
FSR2	=	03FFh

PC = 0100h After Instruction

FSR2 = 03DCh PC = (TOS)

Estore Instruction

FSR2 = 03FFh After Instruction FSR2 = 03DCh

#### 25.2.3 BYTE-ORIENTED AND BIT-ORIENTED INSTRUCTIONS IN INDEXED LITERAL OFFSET MODE

Note:	Enabling	the	PIC18	instruction	set		
	extension may cause legacy applications						
	to behave erratically or fail entirely.						

In addition to eight new commands in the extended set, enabling the extended instruction set also enables Indexed Literal Offset Addressing mode (Section 5.6.1 "Indexed Addressing with Literal Offset"). This has a significant impact on the way that many commands of the standard PIC18 instruction set are interpreted.

When the extended set is disabled, addresses embedded in opcodes are treated as literal memory locations: either as a location in the Access Bank (a = 0), or in a GPR bank designated by the BSR (a = 1). When the extended instruction set is enabled and a = 0, however, a file register argument of 5Fh or less is interpreted as an offset from the pointer value in FSR2 and not as a literal address. For practical purposes, this means that all instructions that use the Access RAM bit as an argument – that is, all bit-oriented and byte-oriented instructions, or almost half of the core PIC18 instructions – may behave differently when the extended instruction set is enabled.

When the content of FSR2 is 00h, the boundaries of the Access RAM are essentially remapped to their original values. This may be useful in creating backward compatible code. If this technique is used, it may be necessary to save the value of FSR2 and restore it when moving back and forth between 'C' and assembly routines in order to preserve the Stack Pointer. Users must also keep in mind the syntax requirements of the extended instruction set (see Section 25.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands").

Although the Indexed Literal Offset Addressing mode can be very useful for dynamic stack and pointer manipulation, it can also be very annoying if a simple arithmetic operation is carried out on the wrong register. Users who are accustomed to the PIC18 programming must keep in mind that, when the extended instruction set is enabled, register addresses of 5Fh or less are used for Indexed Literal Offset Addressing.

Representative examples of typical byte-oriented and bit-oriented instructions in the Indexed Literal Offset Addressing mode are provided on the following page to show how execution is affected. The operand conditions shown in the examples are applicable to all instructions of these types.

### 25.2.3.1 Extended Instruction Syntax with Standard PIC18 Commands

When the extended instruction set is enabled, the file register argument, 'f', in the standard byte-oriented and bit-oriented commands, is replaced with the literal offset value, 'k'. As already noted, this occurs only when 'f' is less than or equal to 5Fh. When an offset value is used, it must be indicated by square brackets ("[]"). As with the extended instructions, the use of brackets indicates to the compiler that the value is to be interpreted as an index or an offset. Omitting the brackets, or using a value greater than 5Fh within brackets, will generate an error in the MPASM[™] Assembler.

If the index argument is properly bracketed for Indexed Literal Offset Addressing, the Access RAM argument is never specified; it will automatically be assumed to be '0'. This is in contrast to standard operation (extended instruction set disabled) when 'a' is set on the basis of the target address. Declaring the Access RAM bit in this mode will also generate an error in the MPASM Assembler.

The destination argument, 'd', functions as before.

In the latest versions of the MPASM Assembler, language support for the extended instruction set must be explicitly invoked. This is done with either the command line option,  $/_{y}$ , or the PE directive in the source listing.

#### 25.2.4 CONSIDERATIONS WHEN ENABLING THE EXTENDED INSTRUCTION SET

It is important to note that the extensions to the instruction set may not be beneficial to all users. In particular, users who are not writing code that uses a software stack may not benefit from using the extensions to the instruction set.

Additionally, the Indexed Literal Offset Addressing mode may create issues with legacy applications written to the PIC18 assembler. This is because instructions in the legacy code may attempt to address registers in the Access Bank below 5Fh. Since these addresses are interpreted as literal offsets to FSR2 when the instruction set extension is enabled, the application may read or write to the wrong data addresses.

When porting an application to the PIC18F2682/2685/ 4682/4685, it is very important to consider the type of code. A large, re-entrant application that is written in 'C' and would benefit from efficient compilation will do well when using the instruction set extensions. Legacy applications that heavily use the Access Bank will most likely not benefit from using the extended instruction set.

ADD	<b>WF</b>		D W to dexed			fset mo	ode	·)
Synta	ax:	AD	DWF	[k] {,	d}			
Oper	ands:		i k ≤ 95 i [0,1] i 0					
Oper	ation:	(W	) + ((FSF	R2) +	k) $\rightarrow$	dest		
Statu	s Affected:	N,	OV, C, E	DC, Z				
Enco	oding:		0010	01	d0	kkkk		kkkk
Desc	Description: The contents of W are added to the contents of the register indicated by FSR2, offset by the value 'k'. If 'd' is '0', the result is stored in W. If 'd' is '1',							
		the	result is	store	d bacł	c in regis	ter '	f' (default).
Word	ls:	1						
Cycle	es:	1						
QC	ycle Activit	y:						
	Q1		Q2		(	Q3		Q4
	Decode		Read	'k'		ocess ata	-	Write to stination
Exan	nple:		ADDWE	<u> </u>	[OFS]	],0		
	Before Ins: W OFSI FSR2 Conte of 0A After Instru W Conte of 0A	ents 2Ch ictio	n	= = = =	17h 2Ch 0A0 20h 37h 20h	า 00h เ		

BSF	:		Bit Set Indexed (Indexed Literal Offset mode)							
Synt	ax:	BSF [k],	b							
Oper	rands:	0 ≤ f ≤ 95 0 ≤ b ≤ 7 a = 0								
Oper	ration:	$1 \rightarrow ((FSF)$	R2 + k)) <b< td=""><td>&gt;</td><td></td></b<>	>						
Statu	is Affected:	None								
Enco	oding:	1000	bbb0	kkkk	kkkk					
Desc	cription:		Bit 'b' of the register indicated by FSR2, offset by the value 'k', is set.							
Word	ds:	1								
Cycle	es:	1								
QC	vcle Activity:									
	Q1	Q2	Q3		Q4					
	Decode	Read register 'f'	Proce Data		Vrite to stination					
<u>Exar</u>	<u>nple:</u>	BSF	[FLAG_O	FST], 7						
	Before Instruct FLAG_O FSR2 Contents of 0A0AH After Instructic Contents of 0A0AH	FST = = n = on	0A00r 55h	ı						

SET	F	Set Indexed (Indexed Literal Offset mode)								
Synt	ax:	SETF [k]								
Oper	rands:	$0 \leq k \leq 95$								
Oper	ration:	$FFh \rightarrow ((F))$	SR2) + k)	)						
Statu	is Affected:	None	None							
Enco	oding:	0110	1000	kkk	k	kkkk				
Desc	cription:	The conter FSR2, offs								
Word	ds:	1	1							
Cycle	es:	1								
QC	ycle Activity:									
	Q1	Q2	Q3	5		Q4				
	Decode	Read 'k'	Proce Data			Write egister				
<u>Exar</u>	nple:	SETF	[OFST]							
	Before Instructi OFST FSR2 Contents of 0A2Ch After Instructior Contents	= 20 = 04 = 00	Ch A00h )h							

Contents of 0A2Ch	=	FFh

### 25.2.5 SPECIAL CONSIDERATIONS WITH MICROCHIP MPLAB® IDE TOOLS

The latest versions of Microchip's software tools have been designed to fully support the extended instruction set of the PIC18F2682/2685/4682/4685 family of devices. This includes the MPLAB C18 C compiler, MPASM assembly language and MPLAB Integrated Development Environment (IDE).

When selecting a target device for software development, MPLAB IDE will automatically set default Configuration bits for that device. The default setting for the XINST Configuration bit is '0', disabling the extended instruction set and Indexed Literal Offset Addressing mode. For proper execution of applications developed to take advantage of the extended instruction set, XINST must be set during programming.

To develop software for the extended instruction set, the user must enable support for the instructions and the Indexed Addressing mode in their language tool(s). Depending on the environment being used, this may be done in several ways:

- A menu option, or dialog box within the environment, that allows the user to configure the language tool and its settings for the project
- A command line option
- · A directive in the source code

These options vary between different compilers, assemblers and development environments. Users are encouraged to review the documentation accompanying their development systems for the appropriate information.

### 26.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers and dsPIC[®] digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB[®] IDE Software
- Compilers/Assemblers/Linkers
  - MPLAB C Compiler for Various Device Families
  - HI-TECH C for Various Device Families
  - MPASM[™] Assembler
  - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
  - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
  - MPLAB SIM Software Simulator
- Emulators
  - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
  - MPLAB ICD 3
  - PICkit™ 3 Debug Express
- Device Programmers
  - PICkit[™] 2 Programmer
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

#### 26.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
  - Simulator
  - Programmer (sold separately)
  - In-Circuit Emulator (sold separately)
  - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- · Debug using:
  - Source files (C or assembly)
  - Mixed C and assembly
  - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

#### 26.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

#### 26.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

### 26.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

#### 26.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

#### 26.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

#### 26.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

#### 26.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

#### 26.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC[®] Flash microcontrollers and dsPIC[®] DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

#### 26.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

#### 26.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit[™] 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows[®] programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit[™] 2 enables in-circuit debugging on most PIC[®] microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

#### 26.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

#### 26.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

### 27.0 ELECTRICAL CHARACTERISTICS


### Absolute Maximum Ratings (†)

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD and MCLR)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	0.3V to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0V to +13.25V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	300 mA
Maximum current into Vod pin	250 mA
Input clamp current, liк (Vi < 0 or Vi > VDD)	±20 mA
Output clamp current, loк (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports	200 mA

### Note 1: Power dissipation is calculated as follows:

- $\mathsf{Pdis} = \mathsf{VDD} \times \{\mathsf{IDD} \sum \mathsf{IOH}\} + \sum \{(\mathsf{VDD} \mathsf{VOH}) \times \mathsf{IOH}\} + \sum (\mathsf{VOL} \times \mathsf{IOL})$
- **2:** Voltage spikes below Vss at the MCLR/VPP pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR/VPP/RE3 pin, rather than pulling this pin directly to Vss.

**† NOTICE:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.






FIGURE 27-2: PIC18LF2682/2685/4682/4685 VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL)

### 27.1 DC Characteristics:

#### Supply Voltage PIC18F2682/2685/4682/4685 (Industrial) PIC18LF2682/2685/4682/4685 (Industrial)

	PIC18LF2682/2685/4682/4685 (Industrial)				Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
PIC18F2682/2685/4682/4685 (Industrial, Extended)				ard Ope ing temp			ions (unless otherwise stated) -40°C $\leq$ TA $\leq$ +85°C for industrial -40°C $\leq$ TA $\leq$ +125°C for extended					
Param No. Symbol Characteristic			Min	Тур	Max	Units	Conditions					
	Vdd	Supply Voltage										
D001		PIC18LF268X/468X	2.0	_	5.5	V						
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	1.5	—	_	V						
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	_	—	0.7	V	See section on Power-on Reset for details					
D004	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	—	_	V/ms	See section on Power-on Reset for details					
	VBOR	Brown-out Reset Voltage										
D005		PIC18LF268X/468X										
		BORV1:BORV0 = 11	2.00	2.05	2.16	V						
		BORV1:BORV0 = 10	2.65	2.79	2.93	V						
D005		All Devices		1								
		BORV1:BORV0 = 01	4.11	4.33	4.55	V						
		BORV1:BORV0 = 00	4.36	4.59	4.82	V						

Legend: Shading of rows is to assist in readability of the table.

Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data.

### 27.2 DC Characteristics:

#### Power-Down and Supply Current PIC18F2682/2685/4682/4685 (Industrial) PIC18LF2682/2685/4682/4685 (Industrial)

PIC18LF: (Indus	<b>2682/2685/4682/4685</b> strial)		<b>rd Oper</b> ng temp	ating Co erature	l) rial					
	682/2685/4682/4685 strial, Extended)	$\begin{array}{llllllllllllllllllllllllllllllllllll$								
Param No.	Device	Тур	Max	Units	Condit	ions				
	Power-Down Current (IPD) ⁽¹⁾									
	PIC18LF268X/468X	0.1	0.95	μA	-40°C					
		0.1	1	μA	+25°C	VDD = 2.0V ( <b>Sleep</b> mode)				
		0.2	6	μA	+85°C	(Cleep mode)				
	PIC18LF268X/468X	0.1	1.4	μA	-40°C					
		0.1	2	μA	+25°C	V _{DD} = 3.0V ( <b>Sleep</b> mode)				
		0.3	8	μA	+85°C					
	All devices	0.1	1.9	μA	-40°C					
			2	μA	+25°C	VDD = 5.0V				
		0.4	15	μA	+85°C	( <b>Sleep</b> mode)				
	Extended devices only	10	120	μA	+125°C					

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

**3:** For RC oscillator configurations, current through RExT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

#### 27.2 DC Characteristics: Power-Down and Supply Current PIC18F2682/2685/4682/4685 (Industrial) PIC18LF2682/2685/4682/4685 (Industrial) (Continued)

	PIC18LF2682/2685/4682/4685 (Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
	682/2685/4682/4685 strial, Extended)	$ \begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for extended} \end{array} $									
Param No.	Device	Тур	Max	Units		ions					
	Supply Current (IDD) ^(2,3)										
	PIC18LF268X/468X	15	36	μA	-40°C						
		15	36	μA	+25°C	VDD = 2.0V					
		15	36	μA	+85°C						
	PIC18LF268X/468X	40	100	μA	-40°C						
		35	100	μA	+25°C	VDD = 3.0V	Fosc = 31 kHz				
		30	100	μA	+85°C	7	( <b>RC_RUN</b> mode, Internal oscillator source)				
	All devices	105	200	μA	-40°C						
		90	200	μA	+25°C						
		80	200	μA	+85°C	VDD = 5.0V					
	Extended devices only	80	200	μA	+125°C						
	PIC18LF268X/468X	0.32	1	mA	-40°C		Fosc = 1 MHz				
		0.33	1	mA	+25°C	VDD = 2.0V					
		0.33	1	mA	+85°C						
	PIC18LF268X/468X	0.6	1.6	mA	-40°C						
		0.55	1.6	mA	+25°C	VDD = 3.0V					
		0.6	1.6	mA	+85°C		( <b>RC_RUN</b> mode, Internal oscillator source)				
	All devices	1.1	3	mA	-40°C						
		1.1	3	mA	+25°C						
		1	3	mA	+85°C	VDD = 5.0V					
	Extended devices only	1	3	mA	+125°C						
	PIC18LF268X/468X	0.8	2.2	mA	-40°C						
		0.8	2.2	mA	+25°C	VDD = 2.0V					
		0.8	2.2	mA	+85°C						
	PIC18LF268X/468X	1.3	3	mA	-40°C						
		1.3	3	mA	+25°C	VDD = 3.0V	Fosc = 4 MHz				
		1.3	3	mA	+85°C		( <b>RC_RUN</b> mode, Internal oscillator source)				
	All devices	2.5	5.3	mA	-40°C						
		2.5	5.3	mA	+25°C	VDD = 5.0V					
		2.5	5.3	mA	+85°C	0.0 = 5.0 0					
	Extended devices only	2.5	8	mA	+125°C						

**Legend:** Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- <u>OSC1</u> = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.
- 4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

### 27.2 DC Characteristics:

#### Power-Down and Supply Current PIC18F2682/2685/4682/4685 (Industrial) PIC18LF2682/2685/4682/4685 (Industrial) (Continued)

	PIC18LF2682/2685/4682/4685 (Industrial) PIC18F2682/2685/4682/4685 (Industrial, Extended)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
			$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$								
Param No.	Device	Тур	Мах	Units		Conditions					
	Supply Current (IDD) ^(2,3)										
	PIC18LF268X/468X	2.9	8	μA	-40°C						
		3.1	8	μA	+25°C	VDD = 2.0V					
		3.6	12	μA	+85°C						
	PIC18LF268X/468X	4.5	12	μA	-40°C						
		4.8	12	μA	+25°C	VDD = 3.0V	Fosc = 31 kHz ( <b>RC IDLE</b> mode,				
		5.8	17	μA	+85°C		Internal oscillator source)				
	All devices	9.2	25	μA	-40°C						
		9.8	25	μA	+25°C	VDD = 5.0V					
		11.4	36	μA	+85°C	VDD - 5.0V					
	Extended devices only	21	180	μA	+125°C						
	PIC18LF268X/468X	165	400	μA	-40°C						
		175	400	μA	+25°C	VDD = 2.0V					
		190	400	μA	+85°C						
	PIC18LF268X/468X	250	600	μA	-40°C		Fosc = 1 MHz ( <b>RC IDLE</b> mode,				
		270	600	μA	+25°C	VDD = 3.0V					
		290	600	μA	+85°C		Internal oscillator source)				
	All devices	0.5	1	mA	-40°C		,				
		0.5	1	mA	+25°C	VDD = 5.0V					
		0.5	1	mA	+85°C	VDD = 3.0V					
	Extended devices only	0.6	1.4	mA	+125°C						
	PIC18LF268X/468X	0.34	1.1	mA	-40°C						
		0.35	1.1	mA	+25°C	VDD = 2.0V					
		0.36	1.1	mA	+85°C						
	PIC18LF268X/468X	0.52	1.5	mA	-40°C						
		0.54	1.5	mA	+25°C	VDD = 3.0V	Fosc = 4 MHz				
		0.58	1.5	mA	+85°C		( <b>RC_IDLE</b> mode, Internal oscillator source)				
	All devices	1	2.7	mA	-40°C						
		1.1	2.7	mA	+25°C	VDD = 5.0V					
		1.1	2.7	mA	+85°C	v00 - 0.0v					
	Extended devices only	1.1	3.6	mA	+125°C						

**Legend:** Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;
- MCLR = VDD; WDT enabled/disabled as specified.

**3:** For RC oscillator configurations, current through RExT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

#### 27.2 DC Characteristics: Power-Down and Supply Current PIC18F2682/2685/4682/4685 (Industrial) PIC18LF2682/2685/4682/4685 (Industrial) (Continued)

PIC18LF2682/2685/4682/4685 (Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
	682/2685/4682/4685 strial, Extended)	$\begin{array}{llllllllllllllllllllllllllllllllllll$								
Param No.	Device	Тур	Max	ions						
	Supply Current (IDD) ^(2,3)									
	PIC18LF268X/468X	250	600	μA	-40°C					
		250	600	μA	+25°C	VDD = 2.0V				
		250	600	μA	+85°C					
	PIC18LF268X/468X	550	1.2	mA	-40°C					
		480	1.2	mA	+25°C	VDD = 3.0V	Fosc = 1 MHz ( <b>PRI_RUN</b> ,			
		460	1.2	mA	+85°C		EC oscillator)			
	All devices	1.2	3	mA	-40°C					
		1.1	3	mA	+25°C	VDD = 5.0V				
		1	3	mA	+85°C	VDD - 5.0V				
	Extended devices only	1	3	mA	+125°C					
	PIC18LF268X/468X	0.72	2.2	mA	-40°C					
		0.74	2.2	mA	+25°C	VDD = 2.0V				
		0.74	2.2	mA	+85°C					
	PIC18LF268X/468X	1.3	3.3	mA	-40°C					
		1.3	3.3	mA	+25°C	VDD = 3.0V	Fosc = 4 MHz ( <b>PRI_RUN</b> ,			
		1.3	3.3	mA	+85°C		EC oscillator)			
	All devices	2.7	6.6	mA	-40°C	_				
		2.6	6.6	mA	+25°C	VDD = 5.0V				
		2.5	6.6	mA	+85°C					
	Extended devices only	2.6	6.6	mA	+125°C					
	Extended devices only	8.4	21	mA	+125°C	VDD = 4.2V	Fosc = 25 MHz			
		11	28	mA	+125°C	VDD = 5.0V	(PRI_RUN, EC oscillator)			
	All devices	15	38	mA	-40°C					
		16	38	mA	+25°C	VDD = 4.2V				
		16	38	mA	+85°C		Fosc = 40 MHz			
	All devices	21	44	mA	-40°C		( <b>PRI_RUN</b> , EC oscillator)			
		21	44	mA	+25°C	VDD = 5.0V	,			
		21	44	mA	+85°C					

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

**3:** For RC oscillator configurations, current through RExT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

### 27.2 DC Characteristics:

#### Power-Down and Supply Current PIC18F2682/2685/4682/4685 (Industrial) PIC18LF2682/2685/4682/4685 (Industrial) (Continued)

PIC18LF: (Indus	<b>2682/2685/4682/4685</b> strial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial										
	682/2685/4682/4685 strial, Extended)		$\begin{array}{llllllllllllllllllllllllllllllllllll$									
Param No.	Device	Тур	Max	Units	Conditions							
	Supply Current (IDD) ^(2,3)											
	All devices	9.00	18.00	mA	-40°C	VDD = 4.2V						
		8.90	17.00	mA	+25°C		Fosc = 4 MHz ( <b>PRI_RUN HSPLL</b> )					
		8.80	16.00	mA	+85°C							
	All devices	12.00	24.00	mA	-40°C							
		12.00	22.00	mA	+25°C	VDD = 5.0V	Fosc = 4 MHz ( <b>PRI_RUN HSPLL</b> )					
		12.00	21.00	mA	+85°C							
	All devices	21.00	39.00	mA	-40°C							
		21.00	39.00	mA	+25°C	VDD = 4.2V	Fosc = 10 MHz ( <b>PRI_RUN HSPLL</b> )					
		21.00	39.00	mA	+85°C							
	All devices	28.00	44.00	mA	-40°C		Face - 40 ML					
		28.00	44.00	mA	+25°C	VDD = 5.0V	Fosc = 10 MHz ( <b>PRI_RUN HSPLL</b> )					
		28.00	44.00	mA	+85°C							

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

 $\overline{\text{MCLR}}$  = VDD; WDT enabled/disabled as specified.

- **3:** For RC oscillator configurations, current through RExT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.
- 4: Standard low-cost 32 kHz crystals have an operating temperature range of -10°C to +70°C. Extended temperature crystals are available at a much higher cost.

#### 27.2 DC Characteristics: Power-Down and Supply Current PIC18F2682/2685/4682/4685 (Industrial) PIC18LF2682/2685/4682/4685 (Industrial) (Continued)

PIC18LF2682/2685/4682/4685 (Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
-	682/2685/4682/4685 strial, Extended)	$\begin{array}{llllllllllllllllllllllllllllllllllll$									
Param No.	Device	Тур	Max	tions							
	Supply Current (IDD) ^(2,3)										
	PIC18LF268X/468X	65	220	μA	-40°C						
		65	220	μA	+25°C	VDD = 2.0V					
		70	220	μA	+85°C						
	PIC18LF268X/468X	120	330	μA	-40°C						
		120	330	μA	+25°C	VDD = 3.0V	Fosc = 1 MHz				
		130	330	μA	+85°C		( <b>PRI_IDLE</b> mode, EC oscillator)				
	All devices	300	600	μA	-40°C						
		240	600	μA	+25°C						
		300	600	μA	+85°C	VDD = 5.0V					
	Extended devices only	320	600	μA	+125°C						
	PIC18LF268X/468X	260	760	μA	-40°C						
		255	760	μA	+25°C	VDD = 2.0V	-				
		270	760	μA	+85°C						
	PIC18LF268X/468X	420	1.4	μA	-40°C						
		430	1.4	μA	+25°C	VDD = 3.0V	Fosc = 4 MHz ( <b>PRI IDLE</b> mode,				
		450	1.4	μA	+85°C		EC oscillator)				
	All devices	0.9	2.2	mA	-40°C		,				
		0.9	2.2	mA	+25°C	VDD = 5.0V					
		0.9	2.2	mA	+85°C	100 0.01					
	Extended devices only	1	3	mA	+125°C						
	Extended devices only	2.8	7	mA	+125°C	VDD = 4.2V	Fosc = 25 MHz				
		4.3	11	mA	+125°C	VDD = 5.0V	(PRI_IDLE mode, EC oscillator)				
	All devices	6	18	mA	-40°C						
		6.2	18	mA	+25°C	VDD = 4.2 V					
		6.6	18	mA	+85°C		Fosc = 40 MHz				
	All devices	8.1	22	mA	-40°C		<ul> <li>(PRI_IDLE mode, EC oscillator)</li> </ul>				
		9.1	22	mA	+25°C	VDD = 5.0V					
		8.3	22	mA	+85°C						

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

**3:** For RC oscillator configurations, current through RExT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

### 27.2 DC Characteristics:

#### Power-Down and Supply Current PIC18F2682/2685/4682/4685 (Industrial) PIC18LF2682/2685/4682/4685 (Industrial) (Continued)

PIC18LF2682/2685/4682/4685 (Industrial)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial									
	682/2685/4682/4685 strial, Extended)	$\begin{array}{llllllllllllllllllllllllllllllllllll$									
Param No.	Device	Тур	Max	Units		Conditio	ons				
	Supply Current (IDD) ^(2,3)										
	PIC18LF268X/468X	14	40	μA	-40°C						
		15	40	μA	+25°C	VDD = 2.0V	Fosc = 32 kHz ⁽⁴⁾ ( <b>SEC_RUN</b> mode, Timer1 as clock)				
		16	40	μA	+85°C						
	PIC18LF268X/468X	40	86	μA	-40°C						
		35	86	μA	+25°C	VDD = 3.0V					
		31	86	μA	+85°C						
	All devices	99	180	μA	-40°C						
		81	180	μA	+25°C	VDD = 5.0V					
		75	180	μA	+85°C						
	PIC18LF268X/468X	2.5	20	μA	-40°C						
		3.7	20	μA	+25°C	VDD = 2.0V					
		4.5	20	μA	+85°C						
	PIC18LF268X/468X	5	25	μA	-40°C		Fosc = 32 kHz ⁽⁴⁾				
		5.4	25	μA	+25°C	VDD = 3.0V	(SEC_IDLE mode,				
		6.3	25	μA	+85°C		Timer1 as clock)				
	All devices	8.5	30	μA	-40°C						
		9	30	μA	+25°C	VDD = 5.0V					
		10.5	30	μA	+85°C						

Legend: Shading of rows is to assist in readability of the table.

**Note 1:** The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in  $k\Omega$ .

#### 27.2 DC Characteristics: Power-Down and Supply Current PIC18F2682/2685/4682/4685 (Industrial) PIC18LF2682/2685/4682/4685 (Industrial) (Continued)

PIC18LF2682/2685/4682/4685 (Industrial) PIC18F2682/2685/4682/4685 (Industrial, Extended)		$\begin{array}{llllllllllllllllllllllllllllllllllll$							
		$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Тур	Typ Max Units Conditions							
	Module Differential Curren	nts ( $\Delta$ IWDT, $\Delta$ IBOR, $\Delta$ ILVD, $\Delta$ IOSCB, $\Delta$ IAD)							
D022 (∆IWDT)	Watchdog Timer	1.3	4.5	μA	-40°C				
		1.4	4.5	μA	+25°C	VDD = 2.0V			
		2	4.5	μA	+85°C				
		1.9	5.5	μA	-40°C				
		2	5.5	μA	+25°C	VDD = 3.0V			
		2.8	5.5	μA	+85°C				
		4	10	μA	-40°C				
		5.5	10	μA	+25°C				
		5.6	10	μA	+85°C	VDD = 5.0V			
		13	14	μA	-40°C to +125°C				
D022A	Brown-out Reset	35	65	μA	-40°C to +85°C	VDD = 3.0V			
( $\Delta$ IBOR)		40	75	μA	-40°C to +85°C	VDD = 5.0V			
		55	75	μA	-40°C to +125°C	VDD - 5.0V			
D022B	High/Low-Voltage Detect	22	45	μA	-40°C to +85°C	VDD = 2.0V			
(∆ILVD)		25	45	μA	-40°C to +85°C	VDD = 3.0V			
		29	55	μA	-40°C to +85°C	VDD = 5.0V			
		30	55	μA	-40°C to +125°C	VDD - 5.0V			
D025	Timer1 Oscillator	2.1	4.5	μA	-40°C to +85°C	VDD = 2.0V			
( $\Delta$ IOSCB)		1.8	4.5	μA	-40°C to +85°C		32 kHz on Timer1 ⁽⁴⁾		
		2.1	4.5	μA	-40°C to +125°C				
		2.2	6	μA	-40°C				
		2.6	6	μA	+25°C	VDD = 3.0V	32 kHz on Timer1 ⁽⁴⁾		
		2.9	6	μA	+85°C				
		3	8	μA	-40°C				
		3.2	8	μA	+25°C	VDD = 5.0V	32 kHz on Timer1 ⁽⁴⁾		
		3.4	8	μA	+85°C				
D026	A/D Converter	1	2	μA	-40°C to +85°C	VDD = 2.0V			
(∆IAD)		1	2	μA	-40°C to +85°C	VDD = 3.0V	A/D on, not converting		
		1	2	μA	-40°C to +85°C	VDD = 5.0V	$1.6 \; \mu S \leq \text{TAD} \leq 6.4 \; \mu S$		
		2	8	μA	-40°C to +125°C	VDD 0.0V			

Legend: Shading of rows is to assist in readability of the table. Note 1: The power-down current in Sleep mode does not depe

1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

#### 27.3 DC Characteristics: PIC18F2682/2685/4682/4685 (Industrial) PIC18LF2682/2685/4682/4685 (Industrial)

DC CHARACTERISTICS		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
Param No.	Sympoli Characteristic		Min Ma		Units	Conditions	
	VIL	Input Low Voltage					
		I/O ports:					
D030		with TTL buffer	Vss	0.15 Vdd	V	Vdd < 4.5V	
D030A			—	0.8	V	$4.5V \le V\text{DD} \le 5.5V$	
D031		with Schmitt Trigger buffer	Vss	0.2 VDD	V		
D031A		RC3 and RC4	Vss	0.3 VDD	V	I ² C [™] enabled	
D031B			Vss	0.8	V	SMBus enabled	
D032		MCLR	Vss	0.2 Vdd	V		
D033		OSC1	Vss	0.3 Vdd	V	HS, HSPLL modes	
D033A		OSC1	Vss	0.2 VDD	V	RC, EC modes ⁽¹⁾	
D033B		OSC1	Vss	0.3	V	XT, LP modes	
D034		T13CKI	Vss	0.3	V		
	Vih	Input High Voltage					
		I/O ports:					
D040		with TTL buffer	0.25 VDD + 0.8V	Vdd	V	VDD < 4.5V	
D040A			2.0	Vdd	V	$4.5V \leq V\text{DD} \leq 5.5V$	
D041		with Schmitt Trigger buffer	0.8 Vdd	Vdd	V		
D041A		RC3 and RC4	0.7 Vdd	Vdd	V	I ² C™ enabled	
D041B			2.1	Vdd	V	SMBus enabled	
D042		MCLR	0.8 Vdd	Vdd	V		
D043		OSC1	0.7 Vdd	Vdd	V	HS, HSPLL modes	
D043A		OSC1	0.8 Vdd	Vdd	V	EC mode	
D043B		OSC1	0.9 Vdd	Vdd	V	RC mode ⁽¹⁾	
D043C		OSC1	1.6	Vdd	V	XT, LP modes	
D044		T13CKI	1.6	Vdd	V		
	lı∟	Input Leakage Current ^(2,3)					
D060		I/O ports	—	±1	μA	Vss ≤ VPIN ≤ VDD, Pin at high-impedance	
D061		MCLR	_	±5	μA	$Vss \leq V PIN \leq V DD$	
D063		OSC1		±5	μA	$Vss \leq V PIN \leq V DD$	
	IPU	Weak Pull-up Current					
D070	IPURB	PORTB weak pull-up current	50	400	μA	Vdd = 5V, Vpin = Vss	

**Note 1:** In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC[®] device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

**3:** Negative current is defined as current sourced by the pin.

**4:** Parameter is characterized but not tested.

#### 27.3 DC Characteristics: PIC18F2682/2685/4682/4685 (Industrial) PIC18LF2682/2685/4682/4685 (Industrial) (Continued)

DC CHARACTERISTICS		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial				
Param No.	Sympoli Characteristic		Min	Max	Units	Conditions
	Vol	Output Low Voltage				
D080		I/O ports	_	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C
D083		OSC2/CLKO (RC, RCIO, EC, ECIO modes)	—	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C
	Vон	Output High Voltage ⁽³⁾				
D090		I/O ports	VDD - 0.7	—	V	IOH = -3.0 mA, VDD = 4.5V, -40°C to +85°C
D092		OSC2/CLKO (RC, RCIO, EC, ECIO modes)	Vdd - 0.7	—	V	IOH = -1.3 mA, VDD = 4.5V, -40°C to +85°C
		Capacitive Loading Specs on Output Pins				
D100 ⁽⁴⁾	Cosc2	OSC2 pin	_	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1
D101	Сю	All I/O pins and OSC2 (in RC mode)	—	50	pF	To meet the AC timing specifications
D102	Св	SCL, SDA	—	400	pF	I ² C [™] specification

**Note 1:** In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC[®] device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

- **3:** Negative current is defined as current sourced by the pin.
- 4: Parameter is characterized but not tested.

DC Characteristics			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial					
Param No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions	
		Internal Program Memory Programming Specifications ⁽¹⁾						
D110	Vpp	Voltage on MCLR/VPP/RE3 pin	9.00	_	13.25	V	(Note 3)	
D113	IDDP	Supply Current during Programming	—	—	10	mA		
		Data EEPROM Memory						
D120	ED	Byte Endurance	100K	1M		E/W	-40°C to +85°C	
D121	Vdrw	VDD for Read/Write	VMIN	_	5.5	V	Using EECON to read/write VMIN = Minimum operating voltage	
D122	TDEW	Erase/Write Cycle Time	—	4	—	ms		
D123	TRETD	Characteristic Retention	40	—	—	Year	Provided no other specifications are violated	
D124	TREF	Number of Total Erase/Write Cycles before Refresh ⁽²⁾	1M	10M	—	E/W	-40°C to +85°C	
		Program Flash Memory						
D130	Eр	Cell Endurance	10K	100K		E/W	-40°C to +85°C	
D131	Vpr	VDD for Read	VMIN	—	5.5	V	VMIN = Minimum operating voltage	
D132	VIE	VDD for Block Erase	4.5	—	5.5	V	Using ICSP™ port	
D132A	Viw	VDD for Externally Timed Erase or Write	4.5	—	5.5	V	Using ICSP port	
D132B	Vpew	VDD for Self-timed Write	VMIN	_	5.5	V	VMIN = Minimum operating voltage	
D133	TIE	ICSP™ Block Erase Cycle Time	—	4	—	ms	VDD > 4.5V	
D133A	Tiw	ICSP Erase or Write Cycle Time (externally timed)	1	_	_	ms	VDD > 4.5V	
D133A	Tiw	Self-timed Write Cycle Time	—	2	—	ms		
D134	TRETD	Characteristic Retention	40	100	_	Year	Provided no other specifications are violated	

#### TABLE 27-1:MEMORY PROGRAMMING REQUIREMENTS

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** These specifications are for programming the on-chip program memory through the use of table write instructions.

2: Refer to Section 7.8 "Using the Data EEPROM" for a more detailed discussion on data EEPROM endurance.

**3:** Required only if Single-Supply Programming is disabled.

Operating	<b>Dperating Conditions:</b> 3.0V < VDD < 5.5V, -40°C < TA < +85°C (unless otherwise stated).										
Param No.	Sym	Characteristics	Min	Тур	Мах	Units	Comments				
D300	VIOFF	Input Offset Voltage		±5.0	±10	mV					
D301	VICM	Input Common Mode Voltage*	0	_	Vdd - 1.5	V					
D302	CMRR	Common Mode Rejection Ratio*	55	_	—	dB					
300	TRESP	Response Time ^{(1)*}	_	150	400	ns	PIC18FXXXX				
300A			_	150	600	ns	PIC18LFXXXX, VDD = 2.0V				
301	Тмс2о∨	Comparator Mode Change to Output Valid*			10	μS					

#### TABLE 27-2: COMPARATOR SPECIFICATIONS

* These parameters are characterized but not tested.

**Note 1:** Response time measured with one comparator input at (VDD – 1.5)/2 while the other input transitions from Vss to VDD.


#### TABLE 27-3: VOLTAGE REFERENCE SPECIFICATIONS

Operating	<b>Dperating Conditions:</b> 3.0V < VDD < 5.5V, -40°C < TA < +85°C (unless otherwise stated).											
Param No.	Sym	Characteristics	Min	Тур	Max	Units	Comments					
D310	VRES	Resolution	VDD/24		VDD/32	LSb						
D311	VRAA	Absolute Accuracy	—		1/4	LSb	Low Range (CVRR = 1)					
			—	—	1/2	LSb	High Range (CVRR = 0)					
D312	VRur	Unit Resistor Value (R)*	_	2k	_	Ω						
310	TSET	Settling Time ^{(1)*}	—		10	μS						

* These parameters are characterized but not tested.

Note 1: Settling time measured while CVRR = 1 and CVR3:CVR0 transitions from '0000' to '1111'.

### FIGURE 27-3: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS



						-		(unless otherwise stated) $A \le +85^{\circ}C$ for industrial
Param No.	Sym	Chara	acteristic	Min	Тур†	Max	Units	Conditions
D420		HLVD Voltage on	HLVDL<3:0> = 0000	2.12	2.17	2.22	V	
		VDD Transition	HLVDL<3:0> = 0001	2.18	2.23	2.28	V	
		High-to-Low	HLVDL<3:0> = 0010	2.31	2.36	2.42	V	
			HLVDL<3:0> = 0011	2.38	2.44	2.49	V	
			HLVDL<3:0> = 0100	2.54	2.60	2.66	V	
			HLVDL<3:0> = 0101	2.72	2.79	2.85	V	
			HLVDL<3:0> = 0110	2.82	2.89	2.95	V	
			HLVDL<3:0> = 0111	3.05	3.12	3.19	V	
			HLVDL<3:0> = 1000	3.31	3.39	3.47	V	
			HLVDL<3:0> = 1001	3.46	3.55	3.63	V	
			HLVDL<3:0> = 1010	3.63	3.71	3.80	V	
			HLVDL<3:0> = 1011	3.81	3.90	3.99	V	
			HLVDL<3:0> = 1100	4.01	4.11	4.20	V	
			HLVDL<3:0> = 1101	4.23	4.33	4.43	V	
			HLVDL<3:0> = 1110	4.48	4.59	4.69	V	
			HLVDL<3:0> = 1111	1.14	1.20	1.26	V	

† Production tested at TAMB = 25°C. Specifications over temperature limits ensured by characterization.

## 27.4 AC (Timing) Characteristics

#### 27.4.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created using one of the following formats:

1. TppS2ppS	;	3. Tcc:st	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
Т			
F	Frequency	Т	Time
Lowercase le	etters (pp) and their meanings:		
рр			
сс	CCP1	osc	OSC1
ck	CLKO	rd	RD
cs	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	tO	ТОСКІ
io	I/O port	t1	T13CKI
mc	MCLR	wr	WR
Uppercase le	etters and their meanings:		
S			
F	Fall	Р	Period
н	High	R	Rise
I	Invalid (High-Impedance)	V	Valid
L	Low	Z	High-Impedance
I ² C only			
AA	output access	High	High
BUF	Bus free	Low	Low
TCC:ST (I ² C s	pecifications only)		
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	Stop condition
STA	Start condition		

### 27.4.2 TIMING CONDITIONS


The temperature and voltages specified in Table 27-5 apply to all timing specifications unless otherwise noted. Figure 27-4 specifies the load conditions for the timing specifications.

Note: Because of space limitations, the generic terms "PIC18FXXXX" and "PIC18LFXXXX" are used throughout this section to refer to the PIC18F2682/2685/4682/4685 and PIC18LF2682/2685/4682/4685 families of devices specifically and only those devices.


### TABLE 27-5: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

	Standard Operating Conditions (unless otherwise stated)						
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
AC CHARACTERISTICS	Operating voltage VDD range as described in DC spec Section 27.1 and						
	Section 27.3. LF parts operate for industrial temperatures only.						

### FIGURE 27-4: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



### 27.4.3 TIMING DIAGRAMS AND SPECIFICATIONS



### TABLE 27-6: EXTERNAL CLOCK TIMING REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Мах	Units	Conditions
1A	Fosc	External CLKI Frequency ⁽¹⁾	DC	1	MHz	XT, RC Oscillator modes
			DC	25	MHz	HS Oscillator mode
			DC	31.25	kHz	LP Oscillator mode
			DC	40	MHz	EC Oscillator mode
		Oscillator Frequency ⁽¹⁾	DC	4	MHz	RC Oscillator mode
			0.1	4	MHz	XT Oscillator mode
			4	25	MHz	HS Oscillator mode
			4	10	MHz	HSPLL Oscillator mode
			5	200	kHz	LP Oscillator mode
1	Tosc	External CLKI Period ⁽¹⁾	1000	—	ns	XT, RC Oscillator modes
			40	—	ns	HS Oscillator mode
			32	—	μS	LP Oscillator mode
			25	—	ns	EC Oscillator mode
		Oscillator Period ⁽¹⁾	250	—	ns	RC Oscillator mode
			250	1	μS	XT Oscillator mode
			40	250	ns	HS Oscillator mode
			100	250	ns	HSPLL Oscillator mode
			5	200	μS	LP Oscillator mode
2	Тсү	Instruction Cycle Time ⁽¹⁾	100	_	ns	Tcy = 4/Fosc
3	TosL,	External Clock in (OSC1)	30	—	ns	XT Oscillator mode
	TosH	High or Low Time	2.5	—	μS	LP Oscillator mode
			10	—	ns	HS Oscillator mode
4	TosR,	External Clock in (OSC1)	_	20	ns	XT Oscillator mode
	TosF	Rise or Fall Time	—	50	ns	LP Oscillator mode
			_	7.5	ns	HS Oscillator mode

**Note 1:** Instruction cycle period (TCY) equals four times the input oscillator time base period for all configurations except PLL. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

Param No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
F10	Fosc	Oscillator Frequency Range	4	_	10	MHz	HS mode only
F11	Fsys	On-Chip VCO System Frequency	16	_	40	MHz	HS mode only
F12	t _{rc}	PLL Start-up Time (Lock Time)	_	—	2	ms	
F13	$\Delta CLK$	CLKO Stability (Jitter)	-2	_	+2	%	

### TABLE 27-7: PLL CLOCK TIMING SPECIFICATIONS (VDD = 4.2V TO 5.5V)

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


#### TABLE 27-8: AC CHARACTERISTICS: INTERNAL RC ACCURACY PIC18F2682/2685/4682/4685 (INDUSTRIAL) PIC18LF2682/2685/4682/4685 (INDUSTRIAL)

		<b>Standard</b> Operating	•	•		(unless otherwise states $C \le TA \le +85^{\circ}C$ for indust				
			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
Param No.	Device	Min	Тур	Max	Units	Conditions				
	INTOSC Accuracy @ F	Freq = 8 I	MHz, 4 N	1Hz, 2 M	Hz, 1 M	Hz, 500 kHz, 250 kHz,	125 kHz ⁽¹⁾			
	PIC18LF268X/468X	-2	+/-1	2	%	+25°C	VDD = 2.7-3.3V			
		-5		5	%	-10°C to +85°C	VDD = 2.7-3.3V			
		-10	+/-1	10	%	-40°C to +85°C	VDD = 2.7-3.3V			
	INTRC Accuracy @ Fr	eq = 31 k	Hz ⁽²⁾							
	PIC18LF268X/468X 26.562 — 35.938 kHz -40°C to +85°C VDD			VDD = 2.7-3.3V						

Legend: Shading of rows is to assist in readability of the table.

Note 1: Frequency calibrated at 25°C. OSCTUNE register can be used to compensate for temperature drift.

2: INTRC frequency after calibration.




Param No.	Symbol	Characteris	tic	Min	Тур	Мах	Units	Conditions
10	TosH2ckL	OSC1 ↑ to CLKO $\downarrow$		—	75	200	ns	(Note 1)
11	TosH2ckH	OSC1 ↑ to CLKO ↑		—	75	200	ns	(Note 1)
12	ТскR	CLKO Rise Time		—	35	100	ns	(Note 1)
13	ТскF	CLKO Fall Time		_	35	100	ns	(Note 1)
14	TckL2I0V	CLKO ↓ to Port Out Valid			_	0.5 Tcy + 20	ns	(Note 1)
15	TюV2скH	Port In Valid before CLKC	)↑	0.25 Tcy + 25		_	ns	(Note 1)
16	TckH2iol	Port In Hold after CLKO ↑		0		—	ns	(Note 1)
17	TosH2IoV	OSC1 ↑ (Q1 cycle) to Por	OSC1 ↑ (Q1 cycle) to Port Out Valid		50	150	ns	
18	TosH2iol	OSC1 ↑ (Q2 cycle) to Port	PIC18FXXXX	100	_	_	ns	
18A		Input Invalid (I/O in hold time)	PIC18LFXXXX	200	—		ns	VDD = 2.0V
19	TioV2osH	Port Input Valid to OSC1 ↑ setup time)	(I/O in	0	—	—	ns	
20	TIOR	Port Output Rise Time	PIC18FXXXX	_	10	25	ns	
20A			PIC18LFXXXX	_		60	ns	VDD = 2.0V
21	TIOF	Port Output Fall Time	PIC18FXXXX	_	10	25	ns	
21A			PIC18LFXXXX	_		60	ns	VDD = 2.0V
22†	Tinp	INTx pin High or Low Time		Тсү		_	ns	
23†	Trbp	RB7:RB4 Change INTx H	igh or Low Time	Тсү		—	ns	
24†	TRCP	RC7:RC4 Change INTx H	igh or Low Time	20		_	ns	

TABLE 27-9:	<b>CLKO AND I/O TIMING REQUIREMENTS</b>


† These parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC mode, where CLKO output is 4 x Tosc.



## FIGURE 27-7: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

### FIGURE 27-8: BROWN-OUT RESET TIMING



## TABLE 27-10:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER<br/>AND BROWN-OUT RESET REQUIREMENTS

Param. No.	Sym	Characteristic	Min	Тур	Мах	Units	Conditions
30	ТмсL	MCLR Pulse Width (low)	2			μS	
31	Twdt	Watchdog Timer Time-out Period (no postscaler)	3.4	4.00	4.6	ms	
32	Tost	Oscillation Start-up Timer Period	1024 Tosc	_	1024 Tosc	_	Tosc = OSC1 period
33	TPWRT	Power-up Timer Period	55.6	65.5	75	ms	
34	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	—	2	_	μS	
35	TBOR	Brown-out Reset Pulse Width	200		_	μS	$VDD \le BVDD$ (see D005)
36	TIRVST	Time for Internal Reference Voltage to become stable	—	20	50	μS	
37	Tlvd	High/Low-Voltage Detect Pulse Width	200		_	μS	$VDD \leq VLVD$
38	TCSD	CPU Start-up Time	_	10	_	μS	
39	TIOBST	Time for INTOSC to stabilize	—	1	_	μS	




TABLE 27-11:	TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS
--------------	-----------------------------------------------

Param No.	Sym		Characteristic	;	Min	Мах	Units	Conditions
40	Тт0Н	T0CKI High Pu	ulse Width	No prescaler	0.5 Tcy + 20	—	ns	
				With prescaler	10		ns	
41	TT0L	T0CKI Low Pu	T0CKI Low Pulse Width		0.5 TCY + 20		ns	
				With prescaler	10		ns	
42	TT0P	T0CKI Period		No prescaler	Tcy + 10	_	ns	
			,		Greater of: 20 ns or (Tcy + 40)/N	_	ns	N = prescale value (1, 2, 4,, 256)
45	T⊤1H	T13CKI High	Synchronous, r	no prescaler	0.5 Tcy + 20		ns	
	Tim	Time	Synchronous,	PIC18FXXXX	10		ns	
			with prescaler	PIC18LFXXXX	25	_	ns	VDD = 2.0V
			Asynchronous	PIC18FXXXX	30		ns	
				PIC18LFXXXX	50		ns	VDD = 2.0V
46	T⊤1L	T13CKI Low	Synchronous, r	no prescaler	0.5 Tcy + 5		ns	
			Synchronous,	PIC18FXXXX	10		ns	
			with prescaler	PIC18LFXXXX	25		ns	VDD = 2.0V
			Asynchronous	PIC18FXXXX	30		ns	
				PIC18LFXXXX	50		ns	VDD = 2.0V
47	T⊤1P	T13CKI Input Period	Synchronous		Greater of: 20 ns or (Tcy + 40)/N	—	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous		60		ns	
	FT1	T13CKI Oscilla	tor Input Frequency Range		DC	50	kHz	
48	TCKE2TMRI	Delay from Ex Timer Increme	ternal T13CKI C nt	lock Edge to	2 Tosc	7 Tosc	—	

### FIGURE 27-10: CAPTURE/COMPARE/PWM TIMINGS (ALL CCP MODULES)






TABLE 27-12: CAPTURE/COMPARE/PWM REQUIREMENTS (ALL CCP MODULES)

Param No.	Sym		Characteristic		Min	Max	Units	Conditions
50	TccL	CCPx Input Low	No prescaler		0.5 TCY + 20	_	ns	
		Time	With prescaler	PIC18FXXXX	10	_	ns	
				PIC18LFXXXX	20		ns	VDD = 2.0V
51	ТссН	CCPx Input High	Input High No prescaler		0.5 TCY + 20		ns	
		Time	With prescaler	PIC18FXXXX	10	_	ns	
				PIC18LFXXXX	20	_	ns	VDD = 2.0V
52	TccP	CCPx Input Peric	od		<u>3 Tcy + 40</u> N	—	ns	N = prescale value (1, 4 or 16)
53	TccR	CCPx Output Fal	l Time	PIC18FXXXX	—	25	ns	
				PIC18LFXXXX	—	45	ns	VDD = 2.0V
54	TCCF	CCPx Output Fal	l Time	PIC18FXXXX	—	25	ns	
				PIC18LFXXXX	—	45	ns	VDD = 2.0V




### TABLE 27-13: PARALLEL SLAVE PORT REQUIREMENTS (PIC18F4682/4685)

Param. No.	Symbol	Characteristic			Max	Units	Conditions
62	TdtV2wrH	Data In Valid before $\overline{WR} \uparrow$ or $\overline{CS} \uparrow$ (setu	Data In Valid before $\overline{WR} \uparrow$ or $\overline{CS} \uparrow$ (setup time)			ns	
63	TwrH2dtl	$\overline{WR}$ $\uparrow$ or $\overline{CS}$ $\uparrow$ to Data–In Invalid	PIC18FXXXX	20	_	ns	
		(hold time)	PIC18 <b>LF</b> XXXX	35	—	ns	VDD = 2.0V
64	TrdL2dtV	$\overline{RD} \downarrow and \ \overline{CS} \downarrow to \ Data-Out \ Valid$		—	80	ns	
65	TrdH2dtI	$\overline{RD}$ $\uparrow$ or $\overline{CS}$ $\downarrow$ to Data–Out Invalid			30	ns	
66	TIBFINH	Inhibit of the IBF Flag bit being Cleared fro	m $\overline{WR}$ $\uparrow$ or $\overline{CS}$ $\uparrow$	—	3 Tcy		




## TABLE 27-14: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0)

Param No.	Symbol	Characteristic	Min	Max	Units	Conditions	
73	TDIV2scH, TDIV2scL	Setup Time of SDI Data Input to	SCK Edge	100	_	ns	
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input to S	Hold Time of SDI Data Input to SCK Edge			ns	
75	TDOR	SDO Data Output Rise Time	PIC18FXXXX	_	25	ns	
			PIC18LFXXXX	—	45	ns	VDD = 2.0V
76	TDOF	SDO Data Output Fall Time		_	25	ns	
78	TscR	SCK Output Rise Time	PIC18FXXXX	_	25	ns	
			PIC18LFXXXX	—	45	ns	VDD = 2.0V
79	TscF	SCK Output Fall Time		_	25	ns	
80	TscH2doV,	SDO Data Output Valid after			50	ns	
	TscL2doV	SCK Edge			100	ns	VDD = 2.0V



#### TABLE 27-15: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
73	TDIV2scH, TDIV2scL	Setup Time of SDI Data Input to SCK Edge		100		ns	
74	TscH2DIL, TscL2DIL	Hold Time of SDI Data Input t	o SCK Edge	100		ns	
75	TDOR	SDO Data Output Rise Time	O Data Output Rise Time PIC18FXXXX		25	ns	
			PIC18LFXXXX	—	45	ns	VDD = 2.0V
76	TDOF	SDO Data Output Fall Time		—	25	ns	
78	TscR	SCK Output Rise Time	PIC18FXXXX	—	25	ns	
			PIC18LFXXXX	—	45	ns	VDD = 2.0V
79	TscF	SCK Output Fall Time		—	25	ns	
80	TscH2doV,	SDO Data Output Valid after	PIC18FXXXX	—	50	ns	
	TscL2doV	SCK Edge	PIC18LFXXXX	—	100	ns	VDD = 2.0V
81	TDOV2scH, TDOV2scL	SDO Data Output Setup to SCK Edge		Тсү	_	ns	




Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ Input		Тсү	—	ns	
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30	_	ns	
71A			Single Byte	40		ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30		ns	
72A			Single Byte	40		ns	(Note 1)
73	TDIV2scH, TDIV2scL	Setup Time of SDI Data Input to SCK E	dge	100	_	ns	
73A	Тв2в	Last Clock Edge of Byte1 to the First Cloc	k Edge of Byte 2	1.5 Tcy + 40		ns	(Note 2)
74	TscH2DIL, TscL2DIL	Hold Time of SDI Data Input to SCK Ed	ge	100		ns	
75	TDOR	SDO Data Output Rise Time	PIC18FXXXX		25	ns	
			PIC18LFXXXX		45	ns	VDD = 2.0V
76	TDOF	SDO Data Output Fall Time	•		25	ns	
77	TssH2doZ	$\overline{SS}$ $\uparrow$ to SDO Output High-Impedance		10	50	ns	
80	TscH2doV,	SDO Data Output Valid after SCK Edge PIC18FXXXX			50	ns	
	TscL2DoV		PIC18LFXXXX		100	ns	VDD = 2.0V
83	TscH2ssH, TscL2ssH	SS ↑ after SCK Edge		1.5 Tcy + 40	_	ns	

### TABLE 27-16: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING, CKE = 0)

**Note 1:** Requires the use of parameter 73A.

**2:** Only if parameter 71A and 72A are used.



Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ Input		Тсү	—	ns	
71	TscH	SCK Input High Time Continuous		1.25 Tcy + 30	—	ns	
71A			Single Byte	40	—	ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30		ns	
72A			Single Byte	40		ns	(Note 1)
73A	Тв2в	Last Clock Edge of Byte 1 to the first	1.5 Tcy + 40	—	ns	(Note 2)	
74	TscH2DIL, TscL2DIL	Hold Time of SDI Data Input to SCI	Hold Time of SDI Data Input to SCK Edge			ns	
75	TDOR	SDO Data Output Rise Time	PIC18FXXXX		25	ns	
			PIC18LFXXXX		45	ns	VDD = 2.0V
76	TDOF	SDO Data Output Fall Time	•	—	25	ns	
77	TssH2doZ	SS↑ to SDO Output High-Impedan	ce	10	50	ns	
80	TscH2doV,	SDO Data Output Valid after SCK	PIC18FXXXX		50	ns	
	TscL2DoV	Edge	PIC18LFXXXX		100	ns	VDD = 2.0V
82	TssL2doV	SDO Data Output Valid after $\overline{SS} \downarrow$	PIC18FXXXX	_	50	ns	
	Edge		PIC18LFXXXX		100	ns	VDD = 2.0V
83	TscH2ssH, TscL2ssH	SS ↑ after SCK Edge		1.5 TCY + 40	—	ns	

**Note 1:** Requires the use of parameter 73A.

2: Only if parameter 71A and 72A are used.

### FIGURE 27-16: I²C[™] BUS START/STOP BITS TIMING





TABLE 27-18:	I ² C [™] BUS START/STOP	<b>P BITS REQUIREMENTS (S</b>	LAVE MODE)
--------------	----------------------------------------------	-------------------------------	------------

Param. No.	Symbol	Characte	ristic	Min	Max	Units	Conditions
90	TSU:STA	Start Condition	100 kHz mode	4700	_	ns	Only relevant for Repeated
		Setup Time	400 kHz mode	600	_		Start condition
91	THD:STA	Start Condition	100 kHz mode	4000	_	ns	After this period, the first
		Hold Time	400 kHz mode	600	_		clock pulse is generated
92	Tsu:sto	Stop Condition	100 kHz mode	4700	—	ns	
		Setup Time	400 kHz mode	600	_		
93	THD:STO	Stop Condition	100 kHz mode	4000	_	ns	
		Hold Time	400 kHz mode	600	_		

## FIGURE 27-17: I²C[™] BUS DATA TIMING




Param. No.	Symbol	Characte	ristic	Min	Max	Units	Conditions
100	Тнідн	Clock High Time	100 kHz mode	4.0		μS	PIC18FXXXX must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6		μS	PIC18FXXXX must operate at a minimum of 10 MHz
			MSSP module	1.5 TCY	_		
101	TLOW	Clock Low Time	100 kHz mode	4.7		μS	PIC18FXXXX must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3		μS	PIC18FXXXX must operate at a minimum of 10 MHz
			MSSP module	1.5 TCY	_		
102	TR	SDA and SCL Rise	100 kHz mode	_	1000	ns	
		Time	400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10 to 400 pF
103	TF	SDA and SCL Fall	100 kHz mode	_	300	ns	
		Time	400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10 to 400 pF
90	TSU:STA	Start Condition	100 kHz mode	4.7		μS	Only relevant for Repeated
		Setup Time	400 kHz mode	0.6		μS	Start condition
91	THD:STA	Start Condition	100 kHz mode	4.0		μS	After this period, the first
		Hold Time	400 kHz mode	0.6	_	μS	clock pulse is generated
106	THD:DAT	Data Input Hold	100 kHz mode	0	_	ns	
		Time	400 kHz mode	0	0.9	μS	
107	TSU:DAT	Data Input Setup	100 kHz mode	250	_	ns	(Note 2)
		Time	400 kHz mode	100	_	ns	
92	Tsu:sto	Stop Condition	100 kHz mode	4.7	_	μS	
		Setup Time	400 kHz mode	0.6	—	μS	
109	ΤΑΑ	Output Valid from	100 kHz mode	—	3500	ns	(Note 1)
		Clock	400 kHz mode	_	_	ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7	_	μS	Time the bus must be free
			400 kHz mode	1.3	—	μS	before a new transmission can start
D102	Св	Bus Capacitive Load	ding	—	400	pF	

TABLE 27-19:	I ² C [™] BUS DATA REQUIREMENTS	(SLAVE MODE)	)
--------------	-----------------------------------------------------	--------------	---

**Note 1:** As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A Fast mode I²C [™] bus device can be used in a Standard mode I²C bus system but the requirement, TSU:DAT ≥ 250 ns, must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCL line is released.


### FIGURE 27-18: MASTER SSP I²C[™] BUS START/STOP BITS TIMING WAVEFORMS



Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
90	TSU:STA	Start condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	Only relevant for
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_		Repeated Start condition
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_		
91	THD:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	After this period, the first
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_		clock pulse is generated
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_		
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_		
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_		
93	THD:STO	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_		
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)			

**Note 1:** Maximum pin capacitance = 10 pF for all  $I^2C$  pins.

## FIGURE 27-19: MASTER SSP I²C[™] BUS DATA TIMING




Symbol	Charac	teristic	Min	Мах	Units	Conditions
Thigh	Clock High	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	
	Time	400 kHz mode	2(Tosc)(BRG + 1)	_	ms	
		1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	
TLOW	Clock Low Time	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	
		400 kHz mode	2(Tosc)(BRG + 1)	_	ms	
		1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	
TR	SDA and SCL	100 kHz mode	—	1000	ns	CB is specified to be from
	Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
		1 MHz mode ⁽¹⁾	—	300	ns	
TF	SDA and SCL	100 kHz mode	—	300	ns	CB is specified to be from
	Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
		1 MHz mode ⁽¹⁾	—	100	ns	
Tsu:sta	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	—	ms	Only relevant for
	Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_	ms	Repeated Start
		1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	condition
THD:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	—	ms	After this period, the first
	Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_	ms	clock pulse is generated
		1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	
THD:DAT	Data Input	100 kHz mode	0	_	ns	
	Hold Time	400 kHz mode	0	0.9	ms	
TSU:DAT	Data Input	100 kHz mode	250	_	ns	(Note 2)
	Setup Time	400 kHz mode	100	—	ns	
Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	
	Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_	ms	
		1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	
ΤΑΑ	Output Valid	100 kHz mode	_	3500	ns	
	from Clock	400 kHz mode	—	1000	ns	
		1 MHz mode ⁽¹⁾	_	—	ns	
TBUF	Bus Free Time	100 kHz mode	4.7	—	ms	Time the bus must be free
		400 kHz mode	1.3	_	ms	before a new transmission can start
Св	Bus Capacitive L	aadina		400	pF	
	THIGH TLOW TR TR TF TSU:STA THD:STA THD:DAT TSU:DAT TSU:STO TAA TBUF	THIGHClock High TimeTLOWClock Low TimeTLOWClock Low TimeTRSDA and SCL Rise TimeTFSDA and SCL Fall TimeTSU:STAStart Condition Setup TimeTHD:DATData Input Hold TimeTSU:DATData Input Setup TimeTSU:STOStop Condition Setup TimeTSU:STOStop Condition Setup TimeTSU:STOStop Condition Setup TimeTAAOutput Valid from ClockTBUFBus Free Time	THIGH         Clock High Time         100 kHz mode 400 kHz mode           TLOW         Clock Low Time 400 kHz mode         100 kHz mode           TLOW         Clock Low Time 400 kHz mode         100 kHz mode           TR         SDA and SCL Rise Time         100 kHz mode           TR         SDA and SCL Rise Time         100 kHz mode           TF         SDA and SCL Fall Time         100 kHz mode           TSU:STA         SDA and SCL Fall Time         100 kHz mode           THID:STA         Start Condition Setup Time         100 kHz mode           THD:STA         Start Condition Hold Time         100 kHz mode           THD:DAT         Data Input Hold Time         100 kHz mode           TSU:DAT         Output Valid from Clock         100 kHz mode           TAA         Output Valid from Clock         100 kHz mode           TAA         Output Valid from Clock         100 kHz mode           TAA         Output Valid from Clock         100 kHz mode	THIGH         Clock High Time         100 kHz mode         2(Tosc)(BRG + 1)           TLOW         Clock Low Time         100 kHz mode         2(Tosc)(BRG + 1)           TLOW         Clock Low Time         100 kHz mode         2(Tosc)(BRG + 1)           TLOW         Clock Low Time         100 kHz mode         2(Tosc)(BRG + 1)           TLOW         Clock Low Time         100 kHz mode         2(Tosc)(BRG + 1)           TR         SDA and SCL         100 kHz mode         2(Tosc)(BRG + 1)           TR         SDA and SCL         100 kHz mode         20 + 0.1 CB           TIME         And SCL         100 kHz mode         20 + 0.1 CB           TIME         SDA and SCL         100 kHz mode         20 + 0.1 CB           TIME         SDA and SCL         100 kHz mode         20 + 0.1 CB           TIME         SDA and SCL         100 kHz mode         20 + 0.1 CB           TIME         SDA and SCL         100 kHz mode         20 + 0.1 CB           TIME         SDA and SCL         100 kHz mode         20 + 0.1 CB           TIME         SDA and SCL         100 kHz mode         20 + 0.1 CB           TIME         Start Condition         100 kHz mode         2(Tosc)(BRG + 1)           Mold Time         100 kHz mode<	THIGH         Clock High Time         100 kHz mode         2(Tosc)(BRG + 1)            400 kHz mode         2(Tosc)(BRG + 1)          1         400 kHz mode         2(Tosc)(BRG + 1)            TLOW         Clock Low Time         100 kHz mode         2(Tosc)(BRG + 1)             TLOW         Clock Low Time         100 kHz mode         2(Tosc)(BRG + 1)             TLOW         Clock Low Time         100 kHz mode         2(Tosc)(BRG + 1)             TR         SDA and SCL Rise Time         100 kHz mode         20 + 0.1 CB         300           TF         SDA and SCL Fall Time         100 kHz mode         20 + 0.1 CB         300           TMHz mode ⁽¹⁾ 300         100 kHz mode         20 + 0.1 CB         300           TSU:STA         Start Condition         100 kHz mode         20 + 0.1 CB         300           TMHz mode ⁽¹⁾ 100         100          300           TSU:STA         Start Condition         100 kHz mode         2(Tosc)(BRG + 1)            THD:STA         Start Condition         100 kHz mode         2(Tosc)(BRG + 1)	THIGH         Clock High Time         100 kHz mode         2(Tosc)(BRG + 1)         -         ms           TLOW         Clock Low Time         400 kHz mode         2(Tosc)(BRG + 1)         -         ms           TLOW         Clock Low Time         100 kHz mode         2(Tosc)(BRG + 1)         -         ms           TLOW         Clock Low Time         100 kHz mode         2(Tosc)(BRG + 1)         -         ms           TLOW         Clock Low Time         100 kHz mode         2(Tosc)(BRG + 1)         -         ms           TR         SDA and SCL Rise Time         100 kHz mode         2(Tosc)(BRG + 1)         -         ms           TR         SDA and SCL Rise Time         100 kHz mode         20 + 0.1 CB         300         ns           TH         SDA and SCL Fall Time         100 kHz mode         20 + 0.1 CB         300         ns           TH         SDA and SCL Fall Time         100 kHz mode         20 + 0.1 CB         300         ns           TSU:STA         Start Condition Setup Time         100 kHz mode         2(Tosc)(BRG + 1)         -         ms           THD:STA         Start Condition Hold Time         100 kHz mode         2(Tosc)(BRG + 1)         -         ms           THD:STA         Start Condition Hold

TABLE 27-21: MA	ASTER SSP I ² C™	<b>BUS DATA</b>	REQUIREMENTS
-----------------	-----------------------------	-----------------	--------------

**Note 1:** Maximum pin capacitance = 10 pF for all I²C pins.


2: A Fast mode I²C[™] bus device can be used in a Standard mode I²C bus system, but parameter 107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, parameter 102 + parameter 107 = 1000 + 250 = 1250 ns (for 100 kHz mode), before the SCL line is released.



#### TABLE 27-22: EUSART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Symbol	Characteristic		Min	Мах	Units	Conditions
120	TCKH2DTV	SYNC XMIT (MASTER & SLAVE) Clock High to Data Out Valid	PIC18 <b>F</b> XXXX	_	40	ns	
			PIC18LFXXXX	-	100	ns	VDD = 2.0V
121	TCKRF	Clock Out Rise Time and Fall Time	PIC18FXXXX	—	20	ns	
		(Master mode)	PIC18LFXXXX	_	50	ns	VDD = 2.0V
122	TDTRF	Data Out Rise Time and Fall Time	PIC18FXXXX	—	20	ns	
			PIC18 <b>LF</b> XXXX	_	50	ns	VDD = 2.0V

### FIGURE 27-21: EUSART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



#### TABLE 27-23: EUSART SYNCHRONOUS RECEIVE REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
125		<u>SYNC RCV (MASTER &amp; SLAVE)</u> Data Hold before CK $\downarrow$ (DT hold time)	10		ns	
126	TCKL2DTL	Data Hold after CK $\downarrow$ (DT hold time)	15		ns	


#### TABLE 27-24: A/D CONVERTER CHARACTERISTICS: PIC18F2682/2685/4682/4685 (INDUSTRIAL) PIC18LF2682/2685/4682/4685 (INDUSTRIAL)

Param No.	Sym	Charac	teristic	Min	Тур	Мах	Units	Conditions
A01	Nr	Resolution		_	_	10	bit	$\Delta VREF \ge 3.0V$
A03	EIL	Integral Linearity	Error	_		<±1	LSb	$\Delta VREF \ge 3.0V$
A04	Edl	Differential Linea	rity Error	—	_	<±1	LSb	$\Delta VREF \ge 3.0V$
A06	EOFF	Offset Error		—		<±1	LSb	$\Delta VREF \ge 3.0V$
A07	Egn	Gain Error		—	_	<±1	LSb	$\Delta VREF \ge 3.0V$
A10	—	Monotonicity		Gı	uarantee	d ⁽¹⁾	_	
A20	$\Delta VREF$	Reference Voltage Range (VREFH – VREFL)		3	_	AVDD – AVSS	V	For 10-bit resolution
A21	Vrefh	Reference Voltag	ge High	AVss + 3.0V	_	AVDD + 0.3V	V	For 10-bit resolution
A22	Vrefl	Reference Voltage Low		AVss – 0.3V		AVDD - 3.0V	V	For 10-bit resolution
A25	VAIN	Analog Input Voltage		VREFL	_	VREFH	V	
A28	AVdd	Analog Supply V	oltage	Vdd - 0.3	_	VDD + 0.3	V	
A29	AVss	Analog Supply V	oltage	Vss – 0.3	—	Vss + 0.3	V	
A30	ZAIN	Recommended I Analog Voltage S		-	_	2.5	kΩ	
A40	IAD	A/D Conversion Current (VDD)	PIC18 <b>F</b> XXXX	—	180	_	μA	Average current consumption when A/D is on <b>(Note 2)</b>
			PIC18LFXXXX	—	90	_	μA	VDD = 2.0V; average current consumption when A/D is on <b>(Note 2)</b>
A50	IREF	VREF Input Current (Note 3)		—	_	±5 ±150	μΑ μΑ	During VAIN acquisition. During A/D conversion cycle.

Note 1: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

2: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.

**3:** VREFH current is from RA3/AN3/VREF+ pin or AVDD, whichever is selected as the VREFH source. VREFL current is from RA2/AN2/VREF- pin or AVSS, whichever is selected as the VREFL source.



#### TABLE 27-25: A/D CONVERSION REQUIREMENTS

Param No.	Symbol	Charac	teristic	Min	Мах	Units	Conditions
130	Tad	A/D Clock Period	PIC18FXXXX	0.7	25.0 ⁽¹⁾	μS	Tosc based, VREF $\geq 3.0V$
			PIC18 <b>LF</b> XXXX	1.4	25.0 ⁽¹⁾	μS	VDD = 2.0V; Tosc based, VREF full range
			PIC18FXXXX	_	1	μS	A/D RC mode
			PIC18LFXXXX	_	3	μS	VDD = 2.0V; A/D RC mode
131	TCNV	Conversion Time (not including acquisition time) (Note 2)		11	12	Tad	
132	TACQ	Acquisition Time (N	ote 3)	1.4		μS	-40°C to +85°C
135	Tswc	Switching Time from	$\text{Convert} \rightarrow \text{Sample}$	_	(Note 4)		
136	Тамр	Amplifier Settling Time (Note 5)		1	_	μS	This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 5 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).

Note 1: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.

- 2: ADRES register may be read on the following TCY cycle.
- **3:** The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (AVDD to AVSS or AVSS to AVDD). The source impedance (*Rs*) on the input channels is 50Ω.
- 4: On the following cycle of the device clock.
- 5: See Section 19.0 "10-Bit Analog-to-Digital Converter (A/D) Module" for minimum conditions when input voltage has changed more than 1 LSb.

## 28.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES


Graphs and tables are not available at this time.

NOTES:


## 29.0 PACKAGING INFORMATION

### 29.1 Package Marking Information

#### 28-Lead PDIP (Skinny DIP)



Example




### Example



#### 40-Lead PDIP

28-Lead SOIC



	PIC18F2685-E/SO@ 0710017	
0		


#### Example



Legend	: XXX Y YY WW NNN (e3) *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
	be carried	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

### 29.1 Package Marking Information (Continued)


44-Lead TQFP



Example



44-Lead QFN



Example




### 29.2 Package Details

The following sections give the technical details of the packages.

#### 28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
	<b>Dimension Limits</b>	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е		.100 BSC	
Top to Seating Plane	A	-	-	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	_	-	.430

#### Notes:


1. Pin 1 visual index feature may vary, but must be located within the hatched area.


- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing C04-070B


### 28-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









	Units	MILLMETERS		
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N	28		
Pitch	e	1.27 BSC		
Overall Height	A	-	_	2.65
Molded Package Thickness	A2	2.05	-	-
Standoff §	A1	0.10	-	0.30
Overall Width	E	10.30 BSC		
Molded Package Width	E1	7.50 BSC		
Overall Length	D	17.90 BSC		
Chamfer (optional)	h	0.25	-	0.75
Foot Length	L	0.40	_	1.27
Footprint	L1	1.40 REF		
Foot Angle Top	φ	0°	-	8°
Lead Thickness	С	0.18	-	0.33
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	_	15°

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-052B

### 40-Lead Plastic Dual In-Line (P) – 600 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
	Dimension Limits	MIN	NOM	MAX
Number of Pins	N	40		
Pitch	е	.100 BSC		
Top to Seating Plane	A	_	-	.250
Molded Package Thickness	A2	.125	-	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.590	-	.625
Molded Package Width	E1	.485	-	.580
Overall Length	D	1.980	-	2.095
Tip to Seating Plane	L	.115	-	.200
Lead Thickness	С	.008	-	.015
Upper Lead Width	b1	.030	-	.070
Lower Lead Width	b	.014	-	.023
Overall Row Spacing §	eB	-	-	.700

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-016B

### 44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX	
Number of Leads	N	44			
Lead Pitch	е	0.80 BSC			
Overall Height	A	1.20			
Molded Package Thickness	A2	0.95	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	φ	0°	3.5°	7°	
Overall Width	E	12.00 BSC			
Overall Length	D	12.00 BSC			
Molded Package Width	E1	10.00 BSC			
Molded Package Length	D1	10.00 BSC			
Lead Thickness	С	0.09	-	0.20	
Lead Width	b	0.30	0.37	0.45	
Mold Draft Angle Top	α	11°	12°	13°	
Mold Draft Angle Bottom	β	11°	12°	13°	

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

### 44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



TOP VIEW

**BOTTOM VIEW** 



	Units	MILLIMETERS		
Dimensio	Dimension Limits		NOM	MAX
Number of Pins	Ν	44		
Pitch	е	0.65 BSC		
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Width	Е	8.00 BSC		
Exposed Pad Width	E2	6.30	6.45	6.80
Overall Length	D	8.00 BSC		
Exposed Pad Length	D2	6.30	6.45	6.80
Contact Width	b	0.25	0.30	0.38
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	К	0.20	-	-

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B

NOTES:

## APPENDIX A: REVISION HISTORY

### **Revision A (February 2006)**

Original data sheet for PIC18F2682/2685/4682/4685 devices.

### Revision B (January 2007)

Major edits to **Section 27.0 "Electrical Characteristics"**. Packaging diagrams have been updated and minor edits to text have been made throughout document.

### **Revision C (October 2009)**

Updated to remove Preliminary status.

### APPENDIX B: DEVICE DIFFERENCES

The differences between the devices listed in this data sheet are shown in Table B-1.

Features	PIC18F2682	PIC18F2685	PIC18F4682	PIC18F4685
Program Memory (Bytes)	80K	96K	80K	96K
Program Memory (Instructions)	40960	49152	40960	49152
Interrupt Sources	27	27	28	28
I/O Ports	Ports A, B, C, (E)	Ports A, B, C, (E)	Ports A, B, C, D, E	Ports A, B, C, D, E
Capture/Compare/PWM Modules	1	1	1	1
Enhanced Capture/Compare/ PWM Modules	0	0	1	1
Parallel Slave Port Communications (PSP)	No	No	Yes	Yes
10-Bit Analog-to-Digital Module	8 input channels	8 input channels	11 input channels	11 input channels
Packages	28-pin PDIP 28-pin SOIC	28-pin PDIP 28-pin SOIC	40-pin PDIP 44-pin TQFP 44-pin QFN	40-pin PDIP 44-pin TQFP 44-pin QFN

### TABLE B-1: DEVICE DIFFERENCES

### APPENDIX C: CONVERSION CONSIDERATIONS

This appendix discusses the considerations for converting from previous versions of a device to the ones listed in this data sheet. Typically, these changes are due to the differences in the process technology used. An example of this type of conversion is from a PIC16C74A to a PIC16C74B.

#### Not Applicable

## APPENDIX D: MIGRATION FROM BASELINE TO ENHANCED DEVICES

This section discusses how to migrate from a Baseline device (i.e., PIC16C5X) to an Enhanced MCU device (i.e., PIC18FXXX).

The following are the list of modifications over the PIC16C5X microcontroller family:

Not Currently Available

### APPENDIX E: MIGRATION FROM MID-RANGE TO ENHANCED DEVICES

A detailed discussion of the differences between the mid-range MCU devices (i.e., PIC16CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in *AN716, "Migrating Designs from PIC16C74A/74B to PIC18C442.*" The changes discussed, while device specific, are generally applicable to all mid-range to enhanced device migrations.

This Application Note is available as Literature Number DS00716.

## APPENDIX F: MIGRATION FROM HIGH-END TO ENHANCED DEVICES

A detailed discussion of the migration pathway and differences between the high-end MCU devices (i.e., PIC17CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in *AN726, "PIC17CXXX to PIC18CXXX Migration.*" This Application Note is available as Literature Number DS00726.

NOTES:

### INDEX

Α

A/D	249
Acquisition Requirements	
ADCON0 Register	
-	
ADCON1 Register	
ADCON2 Register	
ADRESH Register	
ADRESL Register	
Analog Port Pins, Configuring	
Associated Registers	
Automatic Acquisition Time	255
Configuring the Module	253
Conversion Clock (TAD)	255
Conversion Requirements	454
Conversion Status (GO/DONE Bit)	252
Conversions	
Converter Characteristics	
Converter Interrupt, Configuring	
Operation in Power-Managed Modes	
Special Event Trigger (ECCP1)	200
Use of the ECCP1 Trigger	
Absolute Maximum Ratings	
AC (Timing) Characteristics	435
Load Conditions for Device	
Timing Specifications	436
Parameter Symbology	435
Temperature and Voltage Specifications	436
Timing Conditions	
ACKSTAT	
ACKSTAT Status Flag	
ADCON0 Register	
GO/DONE Bit	
ADCON1 Register	
ADCON1 Register	
5	
ADDFSR	
ADDLW	
ADDULNK	
ADDWF	
ADDWFC	
ADRESH Register	
ADRESL Register	252
Analog-to-Digital Converter. See A/D.	
ANDLW	372
ANDWF	
Assembler	
MPASM Assembler	416
В	
Baud Rate Generator	215
BC	
BCF	
BGF	
BF Status Flag	219
Bit Timing Configuration Registers	<b>.</b>
BRGCON1BRGCON2	
	240

A/D252Analog Input Model253Baud Rate Generator215CAN Buffers and Protocol Engine276Capture Mode Operation168

Comparator Analog Input Madal	262
Comparator Analog Input Model	
Comparator I/O Operating Modes	
Comparator Output	. 262
Comparator Voltage Reference	. 266
Comparator Voltage Reference Output	
Buffer Example	267
Compare Mode Operation	
Device Clock	
Enhanced PWM	. 177
EUSART Receive	. 240
EUSART Transmit	. 238
External Power-on Reset Circuit	
	45
(Slow VDD Power-up)	
Fail-Safe Clock Monitor	
Generic I/O Port Operation	
High/Low-Voltage Detect with External Input	. 270
Interrupt Logic	. 116
MSSP (I ² C Master Mode)	
MSSP (I ² C Mode)	
MSSP (SPI Mode)	
On-Chip Reset Circuit	43
PIC18F2682/2685	12
PIC18F4682/4685	13
PLL (HS Mode)	
PORTD and PORTE (Parallel Slave Port)	
PWM Operation (Simplified)	
Reads from Flash Program Memory	. 101
Single Comparator	. 261
Table Read Operation	
Table Write Operation	
Table Writes to Flash Program Memory	
Timer0 in 16-Bit Mode	
Timer0 in 8-Bit Mode	. 150
Timer1	. 154
Timer1 (16-Bit Read/Write Mode)	. 154
Timer2	
Timer3	
Timer3 (16-Bit Read/Write Mode)	
Watchdog Timer	. 355
BN	374
BNC	. 375
BNN	
BNOV	
BNZ	. 376
BOR. See Brown-out Reset.	
BOV	. 379
BRA	. 377
BRG. See Baud Rate Generator.	
	46
Brown-out Reset (BOR)	
Detecting	46
Disabling in Sleep Mode	46
Software Enabled	46
BSF	. 377
BTFSC	
BTFSS	
BTG	
BZ	
BZ C	

Compliers	
MPLAB C18 .	
CALL	
CALLW	

Block Diagrams

Capture (CCP1 Module)	. 167
Associated Registers	. 170
CAN Message Time-Stamp	. 167
CCP1 Pin Configuration	
CCPR1H:CCPR1L Registers	. 167
Prescaler	. 167
Software Interrupt	
Timer1/Timer3 Mode Selection	
Capture (ECCP1 Module)	
Capture/Compare/PWM (CCP1)	. 165
Capture Mode. See Capture.	400
CCP1 Mode and Timer Resources	
CCPR1H or ECCPR1H Register	
CCPR1L or ECCPR1L Register	. 166
Compare Mode. See Compare.	
Interaction Between CCP1 and ECCP1	
for Timer Resources	
Module Configuration	
Clock Sources	
Effects of Power-Managed Modes	
Selecting the 31 kHz Source	
Selection Using OSCCON Register	
CLRF	
CLRWDT	. 381
Code Examples	
16 x 16 Signed Multiply Routine	
16 x 16 Unsigned Multiply Routine	
8 x 8 Signed Multiply Routine	
8 x 8 Unsigned Multiply Routine	
Changing Between Capture Prescalers	
Changing to Configuration Mode	
Computed GOTO Using an Offset Value	
Data EEPROM Read	
Data EEPROM Refresh Routine	
Data EEPROM Write	
Erasing a Flash Program Memory Row	
Fast Register Stack	66
How to Clear RAM (Bank 1) Using	~~
Indirect Addressing	90
Implementing a Real-Time Clock Using	4
a Timer1 Interrupt Service	
Initializing PORTA	
Initializing PORTB	
Initializing PORTC	
Initializing PORTD	
Initializing PORTE Loading the SSPBUF (SSPSR) Register	
Reading a CAN Message Reading a Flash Program Memory Word	
Saving STATUS, WREG and BSR	. 101
	120
Registers in RAM Transmitting a CAN Message Using	. 130
Banked Method	280
Transmitting a CAN Message Using WIN Bits	
WIN and ICODE Bits Usage in Interrupt Service	. 209
Routine to Access TX/RX Buffers	200
Writing to Flash Program Memory	
Code Protection	
COMF	
	. 002

Comparator	259
Analog Input Connection Considerations	263
Associated Registers	
Configuration	
Effects of a Reset	262
Interrupts	262
Operation	261
Operation During Sleep	262
Outputs	261
Reference	261
External Signal	261
Internal Signal	261
Response Time	261
Comparator Specifications	433
Comparator Voltage Reference	265
Accuracy and Error	
Associated Registers	267
Configuring	
Connection Considerations	266
Effects of a Reset	
Operation During Sleep	
Compare (CCP1 Module)	
Associated Registers	
CCP1 Pin Configuration	
CCPR1 Register	
Software Interrupt	
Special Event Trigger	
Timer1/Timer3 Mode Selection	
Compare (ECCP1 Module)	
Special Event Trigger 163, 176,	
Configuration Bits	
Configuration Mode	
Configuration Register	
Protection	364
Context Saving During Interrupts	130
Conversion Considerations	
CPFSEQ	
CPFSGT	383
CPFSLT	383
Crystal Oscillator/Ceramic Resonators	25
Customer Change Notification Service	481
Customer Notification Service	
Customer Support	
D	
Data Addressing Modes	90

Data Addressing Modes	90
Comparing Addressing Options with the Extended	In-
struction Set Enabled	94
Direct	90
Indexed Literal Offset	93
Affected Instructions	93
BSR	95
Mapping the Access Bank	95
Indirect	90
Inherent and Literal	90
Data EEPROM	
Code Protection	364

Data EEPROM Memory	107
Associated Registers	
EEADR and EEADRH Registers	107
EECON1 and EECON2 Registers	
Operation During Code-Protect	110
Protection Against Spurious Write	110
Reading	109
Use	110
Write Verify	109
Writing	
Data Memory	69
Access Bank	
Bank Select Register (BSR)	
Extended Instruction Set	
General Purpose Register File	
Map for PIC18F268X/468X	70
Special Function Registers	72
DAW	
DC and AC Characteristics	455
DC Characteristics	
Power-Down and Supply Current	
Supply Voltage	
DCFSNZ	385
DECF	
DECFSZ	385
Development Support	
Device Differences	465
Device Overview	
Features (table)	11
New Core Features	9
Device Reset Timers	
Oscillator Start-up Timer (OST)	
PLL Lock Time-out	
Power-up Timer (PWRT)	
Direct Addressing	
Disable Mode	327

#### E EC

AN Module	
Baud Rate Setting	335
Bit Time Partitioning	335
Bit Timing Configuration Registers	340
Calculating TQ, Nominal Bit Rate and Nominal Bit	Time
338	
CAN Interrupts	342
Acknowledge	344
Bus Activity Wake-up	344
Bus-Off	344
Code Bits	343
Error	344
Message Error	343
Receive	343
Receiver Bus Passive	344
Receiver Overflow	344
Receiver Warning	344
Transmit	343
Transmitter Bus Passive	344
Transmitter Warning	344
CAN Message Buffers	329
Dedicated Receive	
Dedicated Transmit	
Programmable Auto-RTR	330
Programmable Transmit/Receive	329

CAN Message Transmission	
Aborting	
Initiating	330
Priority	
CAN Modes of Operation	327
CAN Registers	277
Baud Rate	
Control and Status	277
Controller Map	
Dedicated Receive Buffers	
Dedicated Transmit Buffers	284
I/O Control	317
Interrupt	318
Configuration Mode	327
Disable Mode	327
Error Detection	
Acknowledge	341
Bit	341
CRC	
Error States	
Form	
Modes and Counters	
Stuff Bit	
Error Modes State (diagram)	
Error Recognition Mode	
Filter-Mask Truth (table)	
Functional Modes	
Mode 0 (Legacy Mode)	
Mode 1 (Enhanced Legacy Mode)	
	220
Mode 2 (Enhanced FIFO Mode)	
Information Processing Time (IPT)	338
Information Processing Time (IPT) Lengthening a Bit Period	338 339
Information Processing Time (IPT)	338 339
Information Processing Time (IPT) Lengthening a Bit Period	338 339 328
Information Processing Time (IPT) Lengthening a Bit Period Listen Only Mode Loopback Mode Message Acceptance Filters and Masks 305,	338 339 328 328
Information Processing Time (IPT) Lengthening a Bit Period Listen Only Mode Loopback Mode	338 339 328 328
Information Processing Time (IPT) Lengthening a Bit Period Listen Only Mode Loopback Mode Message Acceptance Filters and Masks 305,	338 339 328 328 333
Information Processing Time (IPT) Lengthening a Bit Period Listen Only Mode Loopback Mode Message Acceptance Filters and Masks 305, Message Acceptance Mask and	338 339 328 328 333 333
Information Processing Time (IPT) Lengthening a Bit Period Listen Only Mode Loopback Mode Message Acceptance Filters and Masks 305, Message Acceptance Mask and Filter Operation	338 339 328 328 333 333 334 332
Information Processing Time (IPT) Lengthening a Bit Period Listen Only Mode Loopback Mode	338 339 328 328 333 334 334 332 333
Information Processing Time (IPT) Lengthening a Bit Period Listen Only Mode Loopback Mode Message Acceptance Filters and Masks 305, Message Acceptance Mask and Filter Operation Message Reception Enhanced FIFO Mode Priority	338 339 328 333 333 334 332 333 332
Information Processing Time (IPT) Lengthening a Bit Period Listen Only Mode Loopback Mode	338 339 328 333 333 334 332 333 332 333
Information Processing Time (IPT) Lengthening a Bit Period Listen Only Mode Loopback Mode	338 339 328 333 334 332 333 332 333 327
Information Processing Time (IPT) Lengthening a Bit Period Listen Only Mode Loopback Mode	<ul> <li>338</li> <li>339</li> <li>328</li> <li>328</li> <li>333</li> <li>334</li> <li>332</li> <li>333</li> <li>327</li> <li>340</li> </ul>
Information Processing Time (IPT) Lengthening a Bit Period Listen Only Mode Loopback Mode	<ul> <li>338</li> <li>339</li> <li>328</li> <li>328</li> <li>333</li> <li>334</li> <li>332</li> <li>333</li> <li>327</li> <li>340</li> <li>275</li> </ul>
Information Processing Time (IPT) Lengthening a Bit Period Listen Only Mode Loopback Mode	338 339 328 333 332 333 332 333 332 333 327 340 275 338
Information Processing Time (IPT) Lengthening a Bit Period Listen Only Mode Loopback Mode	338 339 328 338 333 332 333 332 333 327 340 275 338 297
Information Processing Time (IPT) Lengthening a Bit Period Listen Only Mode Loopback Mode	338 339 328 333 332 333 332 333 327 340 275 338 297 340
Information Processing Time (IPT) Lengthening a Bit Period Listen Only Mode Loopback Mode	338 339 328 333 332 333 332 333 332 333 327 340 275 338 297 340 338
Information Processing Time (IPT) Lengthening a Bit Period Listen Only Mode Loopback Mode	338 339 328 328 333 332 333 332 333 332 333 327 340 275 338 297 340 338 338
Information Processing Time (IPT) Lengthening a Bit Period Listen Only Mode Loopback Mode	338 339 328 338 332 333 332 333 327 340 275 338 297 340 338 338 338 338
Information Processing Time (IPT) Lengthening a Bit Period Listen Only Mode Loopback Mode	338 339 328 338 332 333 332 333 327 340 275 338 297 340 338 338 338 338 338 339
Information Processing Time (IPT) Lengthening a Bit Period Listen Only Mode Loopback Mode	338 339 328 338 338 332 333 332 333 332 333 327 340 275 338 297 340 338 338 338 338 339 339
Information Processing Time (IPT) Lengthening a Bit Period Listen Only Mode Loopback Mode	338 339 328 338 338 332 333 332 333 332 333 332 333 332 338 338
Information Processing Time (IPT) Lengthening a Bit Period Listen Only Mode Loopback Mode Message Acceptance Filters and Masks 305, Message Acceptance Mask and Filter Operation Message Reception Enhanced FIFO Mode Priority Time-Stamping Normal Mode Oscillator Tolerance Overview Phase Buffer Segments Programmable TX/RX and Auto-RTR Buffers Programming Time Segments Propagation Segment Sample Point Shortening a Bit Period Synchronization Resynchronization Rules	3388 339 328 333 332 333 332 333 332 275 338 297 340 338 338 340 339 339 339
Information Processing Time (IPT) Lengthening a Bit Period Listen Only Mode Loopback Mode Message Acceptance Filters and Masks 305, Message Acceptance Mask and Filter Operation Message Reception Enhanced FIFO Mode Priority Time-Stamping Normal Mode Oscillator Tolerance Overview Phase Buffer Segments Programmable TX/RX and Auto-RTR Buffers Programming Time Segments Propagation Segment Sample Point Shortening a Bit Period Synchronization Rules Synchronization Segment	3388 339 328 333 332 333 332 333 327 340 2755 3388 338 338 338 338 339 339 339 339 33
Information Processing Time (IPT) Lengthening a Bit Period Listen Only Mode Loopback Mode Message Acceptance Filters and Masks 305, Message Acceptance Mask and Filter Operation Message Reception Enhanced FIFO Mode Priority Time-Stamping Normal Mode Oscillator Tolerance Overview Phase Buffer Segments Programmable TX/RX and Auto-RTR Buffers Propagation Segment Sample Point Shortening a Bit Period Synchronization Resynchronization Rules Synchronization Segment	338 339 328 333 332 333 332 333 327 340 2755 338 297 340 2755 338 338 338 339 339 339 339 339 339 339
Information Processing Time (IPT) Lengthening a Bit Period Listen Only Mode Loopback Mode Message Acceptance Filters and Masks 305, Message Acceptance Mask and Filter Operation Message Reception Enhanced FIFO Mode Priority Time-Stamping Normal Mode Oscillator Tolerance Overview Phase Buffer Segments Programmable TX/RX and Auto-RTR Buffers Programming Time Segments Propagation Segment Sample Point Shortening a Bit Period Synchronization Resynchronization Rules Synchronization Segment Synchronization Segment Time Quanta Values for ICODE (table)	3388 339 328 333 332 333 332 333 327 340 2755 3388 297 340 2755 338 338 338 339 339 339 339 339 339 339
Information Processing Time (IPT) Lengthening a Bit Period Listen Only Mode Loopback Mode Message Acceptance Filters and Masks 305, Message Acceptance Mask and Filter Operation Message Reception Enhanced FIFO Mode Priority Time-Stamping Normal Mode Oscillator Tolerance Overview Phase Buffer Segments Programmable TX/RX and Auto-RTR Buffers Propagation Segment Sample Point Shortening a Bit Period Synchronization Resynchronization Rules Synchronization Segment	338 339 328 333 332 333 332 333 332 333 327 340 275 338 297 340 275 338 338 338 339 339 339 339 339 339 339

Enhanced Capture/Compare/PWM (ECCP1) Associated Registers Capture and Compare Modes	188
Capture Mode. See Capture (ECCP1 Module).	
Outputs and Configuration	
Pin Configurations for ECCP1 PWM Mode. See PWM (ECCP1 Module).	
Standard PWM Mode	176
Timer Resources	
Enhanced Universal Synchronous Receiver Transmitter (	EU-
SART). See EUSART. Equations	
A/D Acquisition Time	254
A/D Minimum Charging Time	
Calculating the Minimum Required A/D Acquisition T	ïme
	254
Errata	7
Error Recognition Mode	327
Asynchronous Mode	238
Associated Registers, Receive	241
Associated Registers, Transmit	
Auto-Wake-up on Sync Break Character	
Break Character Sequence	
Receiver	240
Receiving a Break Character	243
Setting Up 9-Bit Mode with Address Detect	240
Transmitter	
Baud Rate Generator (BRG)	
Associated Registers	
Auto-Baud Rate Detect	
Baud Rate Error, Calculating	
Baud Rates, Asynchronous Modes	234
High Baud Rate Select (BRGH Bit)	233
Operation in Power-Managed Modes	233
Sampling	233
Synchronous Master Mode	244
Associated Registers, Receive	246
Associated Registers, Transmit	245
Reception	246
Transmission	
Synchronous Slave Mode	
Associated Registers, Receive	
Associated Registers, Transmit	
Reception	
Transmission	247
Extended Instruction Set	400
ADDFSR	
ADDULNK	
CALLW	
MOVSF	
MOVSS PUSHL	
SUBFSRSUBULNK	
External Clock Input	
	20

### F

358

Fast Register Stack	66
Firmware Instructions	365
Flash Program Memory	97
Associated Registers	105
Control Registers	98
EECON1	98
EECON2	98
TABLAT	98
TABLAT (Table Latch) Register	100
TBLPTR	98
TBLPTR (Table Pointer) Register	100
Erase Sequence	102
Erasing	102
Operation During Code-Protect	105
Reading	101
Table Pointer	
Boundaries Based on Operation	100
Table Pointer Boundaries	100
Table Pointer Operations (table)	100
Table Reads and Table Writes	97
Write Sequence	103
Write Verify	105
Writing	103
Protection Against Spurious Writes	105
Unexpected Termination	105
FSCM. See Fail-Safe Clock Monitor.	

## G

GOTO	386
н	
Hardware Multiplier	113
Introduction	
Operation	113
Performance Comparison	113
High/Low-Voltage Detect	269
Associated Registers	273
Characteristics	
Current Consumption	271
Effects of a Reset	273
Operation	270
Operation During Sleep	273
Setup	
Start-up Time	271
Typical Application	
HLVD. See High/Low-Voltage Detect	269
I	
I/O Ports I ² C Mode (MSSP)	131
Acknowledge Sequence Timing	222

Acknowledge Sequence Timing	222
Baud Rate Generator	
Bus Collision	
During a Repeated Start Condition	226
During a Start Condition	224
During a Stop Condition	227
Clock Arbitration	216
Clock Stretching	208
10-Bit Slave Receive Mode (SEN = 1)	208
10-Bit Slave Transmit Mode	208
7-Bit Slave Receive Mode (SEN = 1)	208
7-Bit Slave Transmit Mode	208
Clock Synchronization and the CKP Bit	209
Effect of a Reset	223
General Call Address Support	212
I ² C Clock Rate w/BRG	215

Operation	
Reception	
Repeated Start Condition Timing	
Start Condition	
Transmission	
Transmit Sequence	
Multi-Master Communication, Bus Collision an	d Arbitra-
tion	
Multi-Master Mode	
Operation	
Read/Write Bit Information (R/W Bit)	
Registers	
Serial Clock (RC3/SCK/SCL)	
Slave Mode	
Addressing	
Reception	
Transmission	
Sleep Operation	
Stop Condition Timing	
ID Locations	
INCF	
INCFSZ	
In-Circuit Debugger	
In-Circuit Serial Programming (ICSP)	
Indexed Literal Offset Addressing Mode	
and Standard PIC18 Instructions	
Indirect Addressing	
INFSNZ	
Initialization Conditions for All Registers	
Instruction Cycle	
Clocking Scheme	
Flow/Pipelining	
Instruction Set	
ADDLW	
ADDWF	371
ADDWF ADDWF (Indexed Literal Offset Mode)	371 413
ADDWF ADDWF (Indexed Literal Offset Mode) ADDWFC	371 413 372
ADDWF ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW	
ADDWF ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDWF	371 413 372 372 373
ADDWF ADDWF (Indexed Literal Offset Mode) ADDWFC ANDLW ANDWF BC	371 413 372 372 373 373
ADDWF	371 413 372 372 373 373 373 374
ADDWF	
ADDWF	371 413 372 372 373 373 374 374 375
ADDWF	371 413 372 372 373 373 373 374 374 374 375 375
ADDWF	371 413 372 372 373 373 373 374 374 374 375 375 375 376
ADDWF         ADDWF (Indexed Literal Offset Mode)         ADDWFC         ANDLW         ANDWF         BC         BC         BN         BNC         BNN         BNOV         BNZ	
ADDWF         ADDWF (Indexed Literal Offset Mode)         ADDWFC         ANDLW         ANDWF         BC         BC         BC         BN         BNC         BNN         BNOV         BNZ         BOV	
ADDWF         ADDWF (Indexed Literal Offset Mode)         ADDWFC         ANDLW         ANDWF         BC         BC         BN         BNC         BNN         BNOV         BNZ         BOV         BRA	
ADDWF         ADDWF (Indexed Literal Offset Mode)         ADDWFC         ANDLW         ANDWF         BC         BCF         BN         BNC         BNN         BNOV         BNZ         BOV         BRA         BSF	
ADDWF         ADDWF (Indexed Literal Offset Mode)         ADDWFC         ANDLW         ANDWF         BC         BCF         BN         BNC         BNN         BNOV         BNZ         BOV         BRA         BSF (Indexed Literal Offset Mode)	
ADDWF         ADDWF (Indexed Literal Offset Mode)         ADDWFC         ANDLW         ANDWF         BC         BCF         BN         BNC         BNN         BNOV         BNZ         BOV         BRA         BSF         BSF (Indexed Literal Offset Mode)         BTFSC	
ADDWF         ADDWF (Indexed Literal Offset Mode)         ADDWFC         ANDLW         ANDWF         BC         BCF         BN         BNC         BNN         BNOV         BNZ         BOV         BRA         BSF (Indexed Literal Offset Mode)         BTFSC         BTFSS	
ADDWF         ADDWF (Indexed Literal Offset Mode)         ADDWFC         ANDLW         ANDWF         BC         BC         BC         BN         BNC         BNN         BNOV         BNZ         BOV         BRA         BSF (Indexed Literal Offset Mode)         BTFSS         BTG	
ADDWF         ADDWF (Indexed Literal Offset Mode)         ADDWFC         ANDLW         ANDWF         BC         BC         BC         BN         BNC         BNN         BNOV         BNZ         BSF         BSF (Indexed Literal Offset Mode)         BTFSS         BTG         BZ	
ADDWF         ADDWF (Indexed Literal Offset Mode)         ADDWFC         ANDLW         ANDWF         BC         BC         BC         BN         BNC         BNN         BNOV         BNZ         BSF         BSF (Indexed Literal Offset Mode)         BTFSS         BTG         BZ         CALL	
ADDWF         ADDWF (Indexed Literal Offset Mode)         ADDWFC         ANDLW         ANDWF         BC         BCF         BN         BNC         BNN         BNOV         BNZ         BSF         BSF         BSF (Indexed Literal Offset Mode)         BTFSS         BTG         BZ         CALL         CLRF	
ADDWF         ADDWF (Indexed Literal Offset Mode)         ADDWFC         ANDLW         ANDWF         BC         BCF         BN         BNC         BNN         BNOV         BNZ         BSF         BSF         BSF         BSF (Indexed Literal Offset Mode)         BTFSC         BTFSS         BTG         BZ         CALL         CLRF         CLRWDT	
ADDWF         ADDWF (Indexed Literal Offset Mode)         ADDWFC         ANDLW         ANDWF         BC         BC         BC         BN         BNC         BNN         BNOV         BNZ         BOV         BRA         BSF         BSF (Indexed Literal Offset Mode)         BTFSC         BTFSS         BTG         BZ         CALL         CLRF         CLRWDT         COMF	
ADDWF         ADDWFC         ANDLW         ANDWF         BC         BC         BC         BC         BN         BNC         BNN         BNOV         BNZ         BOV         BRA         BSF         BSF (Indexed Literal Offset Mode)         BTFSC         BTFSS         BTG         BZ         CALL         CLRF         CLRWDT         COMF         CPFSEQ	
ADDWF         ADDWFC         ANDLW         ANDWF         BC         BC         BC         BC         BN         BNC         BNN         BNOV         BNZ         BOV         BRA         BSF         BSF (Indexed Literal Offset Mode)         BTFSC         BTFSS         BTG         BZ         CALL         CLRF         CLRWDT         COMF         CPFSEQ         CPFSGT	
ADDWF         ADDWFC         ANDLW         ANDWF         BC         BC         BC         BN         BNC         BNN         BNOV         BNZ         BSF         BSF         BSF         BSF (Indexed Literal Offset Mode)         BTFSC         BTFSS         BTG         BZ         CALL         CLRF         CLRWDT         COMF         CPFSEQ         CPFSEQ         CPFSLT	
ADDWF         ADDWFC         ANDLW         ANDWF         BC         BC         BC         BC         BN         BNC         BNN         BNOV         BNZ         BOV         BRA         BSF         BSF (Indexed Literal Offset Mode)         BTFSC         BTFSS         BTG         BZ         CALL         CLRF         CLRWDT         COMF         CPFSEQ         CPFSGT	371 413 372 372 373 373 373 374 374 374 375 375 376 376 376 376 379 377 377 413 378 379 379 377 377 377 377 377 377 377 380 380 380 381 381 382 382 383

DECF	384
DECFSZ	385
Extended Instructions	407
and Using MPLAB Tools	414
Considerations when Enabling	412
Syntax	407
General Format	367
GOTO	386
INCF	386
INCFSZ	387
INFSNZ	387
IORLW	388
IORWF	388
LFSR	389
MOVF	389
MOVFF	390
MOVLB	390
MOVLW	391
MOVWF	391
MULLW	392
MULWF	392
NEGF	393
NOP	393
Opcode Field Descriptions	366
POP	394
PUSH	394
RCALL	395
RESET	395
RETFIE	396
RETLW	396
RETURN	397
RLCF	397
RLNCF	398
RRCF	398
RRNCF	399
SETF	399
SETF (Indexed Literal Offset Mode)	413
SLEEP	400
Standard Instructions	365
SUBFWB	400
SUBLW	401
SUBWF	401
SUBWFB	402
SWAPF	402
TBLRD	403
TBLWT	
TSTFSZ	405
XORLW	405
XORWF	406
Summary Table	368
INTCON Register	
RBIF Bit	134
INTCON Registers	117
Inter-Integrated Circuit. See I ² C.	
Internal Oscillator Block	. 28
Adjustment	
Frequency Drift	
INTIO Modes	
INTOSC Output Frequency	
OSCTUNE Register	
Internal RC Oscillator	
Use with WDT	355
Internet Address	

Interrupt Sources	345
A/D Conversion Complete	253
Capture Complete (CCP1)	167
Compare Complete (CCP1)	
ECAN Module	
Interrupt-on-Change (RB7:RB4)	
INTx Pin	
PORTB, Interrupt-on-Change	
TMR0	
TMR0 Overflow	151
TMR2 to PR2 Match (PWM)	171
TMR3 Overflow	
Interrupts	
Interrupts, Flag Bits	
Interrupt-on-Change (RB7:RB4) Flag	
(RBIF Bit)	134
INTOSC, INTRC. See Internal Oscillator Block.	
IORLW	388
IORWF	
IPR Registers	126
L	
LFSR	

#### 

#### Μ

Master Clear Reset (MCLR) Master Synchronous Serial Port (MSSP). See MSSF	
Memory Organization	
Data Memory	
Program Memory	
Memory Programming Requirements	
Microchip Internet Web Site	
Migration from Baseline to Enhanced Devices	
Migration from High-End to Enhanced Devices	
Migration from Mid-Range to Enhanced Devices	
MOVF	
MOVFF	
MOVLB	390
MOVLW	391
MOVSF	409
MOVSS	410
MOVWF	391
MPLAB ASM30 Assembler, Linker, Librarian	416
MPLAB Integrated Development	
Environment Software	415
MPLAB PM3 Device Programmer	418
MPLAB REAL ICE In-Circuit Emulator System	417
MPLINK Object Linker/MPLIB Object Librarian	416
MSSP	
ACK Pulse	
Control Registers (general)	189
I ² C Mode. See I ² C Mode.	
Module Overview	
SPI Master/Slave Connection	193
SSPBUF	194
SSPSR	
MULLW	392
MULWF	392

### Ν

NEGF	
NOP	
Normal Operation Mode	

### 0

Oscillator Configuration	
EC	
ECIO	
HS	
HSPLL	25
Internal Oscillator Block	
INTIO1	
INTIO2	
LP	
RC	25
RCIO	25
XT	
Oscillator Selection	345
Oscillator Start-up Timer (OST)	33, 47
Oscillator Switching	30
Oscillator Transitions	
Oscillator, Timer1	163
Oscillator, Timer3	153, 161

### Ρ

Packaging Information	457
Details	459
Marking	457
Parallel Slave Port (PSP)	146
Associated Registers	147
CS (Chip Select)	146
PORTD	146
RD (Read Input)	146
Select (PSPMODE Bit)	140, 146
WR (Write Input)	146
PIE Registers	123
Pin Functions	
MCLR/VPP/RE3	
OSC1/CLKI/RA7	14, 18
OSC2/CLKO/RA6	14, 18
RA0/AN0	15
RA0/AN0/CVREF	
RA1/AN1	
RA2/AN2/VREF	15, 19
RA3/AN3/VREF+	15, 19
RA4/T0CKI	
RA5/AN4/SS/HLVDIN	15, 19
RB0/INT0/AN10	
RB0/INT0/FLT0/AN10	
RB1/INT1/AN8	16, 20
RB2/INT2/CANTX	16, 20
RB3/CANRX	16, 20
RB4/KBI0/AN9	16, 20
RB5/KBI1/PGM	16, 20
RB6/KBI2/PGC	16, 20
RB7/KBI3/PGD	16, 20
RC0/T1OSO/T13CKI	17, 21
RC1/T1OSI	17, 21
RC2/CCP1	17, 21
RC3/SCK/SCL	17, 21
RC4/SDI/SDA	17, 21
RC5/SDO	17, 21
RC6/TX/CK	17, 21
RC7/RX/DT	17, 21

RD0/PSP0/C1IN+22
RD1/PSP1/C1IN22
RD2/PSP2/C2IN+22
RD3/PSP3/C2IN22
RD4/PSP4/ECCP1/P1A22
RD5/PSP5/P1B22
RD6/PSP6/P1C22
RD7/ <u>PS</u> P7/P1D22
RE0/ <u>RD/</u> AN523
RE1/ <u>WR</u> /AN6/C1OUT23
RE2/CS/AN7/C2OUT23
VDD17, 23
Vss
Pinout I/O Descriptions
PIC18F2682/268514
PIC18F4682/4685
PIR Registers
PLL Frequency Multiplier
HSPLL Oscillator Mode
INTOSC Modes
Use with INTOSC
PLL Lock Time-out
POP
POR. See Power-on Reset.
PORTA
Associated Registers
I/O Summary
LATA Register
PORTA Register
TRISA Register
PORTB
Associated Registers
I/O Summary
LATB Register
PORTB Register
RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) 134
TRISB Register
PORTC 100
Associated Registers
I/O Summary
LATC Register
PORTC Register
RC3/SCK/SCL Pin
TRISC Register
Associated Registers
I/O Summary141
LATD Register140 Parallel Slave Port (PSP) Function140
PORTD Register
TRISD Register
PORTE
Associated Registers
I/O Summary
LATE Register
PORTE Register
PSP Mode Select (PSPMODE Bit)
I RISE Register 142
TRISE Register
Postscaler, WDT
Postscaler, WDT Assignment (PSA Bit)151
Postscaler, WDT

Power-Managed Modes	35
Clock Sources	
Clock Transitions and Status Indicators	
Entering	
Exiting Idle and Sleep Modes	41
By Interrupt	
By Reset	
By WDT Time-out	
Without an Oscillator Start-up Delay	42
Idle Modes	
PRI_IDLE	40
RC_IDLE	41
Multiple Sleep Commands	
Run Modes	
PRI_RUN	
RC_RUN	37
SEC_RUN	
Selecting	35
Sleep Mode	39
Summary (table)	35
Power-on Reset (POR)	
Power-up Timer (PWRT)	
Time-out Sequence	
Power-up Delays	
Power-up Timer (PWRT)	
Prescaler	
Timer2	178
Prescaler, Timer0	
Assignment (PSA Bit)	
Rate Select (T0PS2:T0PS0 Bits)	
Switching Between Timer0 and WDT	
Prescaler, Timer2	
PRI IDLE Mode	
PRI RUN Mode	
Program Counter	
PCL, PCH and PCU Registers	
PCLATH and PCLATU Registers	
Program Memory	
Code Protection	361
Extended Instruction Set	
Instructions	
Two-Word	
Interrupt Vector	
Look-up Tables	
Map and Stack (diagram)	
Reset Vector	
Program Verification and Code Protection	
Associated Registers	
Programming, Device Instructions	
PSP. See Parallel Slave Port.	
Pulse-Width Modulation. See PWM (CCP1/ECCP1 I	Modules).
PUSH	
PUSH and POP Instructions	
PUSHL	
PWM (CCP1 Module)	
Associated Registers	173
CCPR1H:CCPR1L Registers	
Duty Cycle	
Example Frequencies/Resolutions	
Period	
Setup for PWM Operation	
TMR2 to PR2 Match	

PWM (ECCP1 Module)	
Auto-Shutdown	172
Direction Change in Full-Bridge	
Output Mode	182
Duty Cycle	178
ECCPR1H:ECCPR1L Registers	
Effects of a Reset	187
Enhanced Mode	177
Enhanced PWM Auto-Shutdown	
Example Frequencies/Resolutions	178
Full-Bridge Application Example	182
Full-Bridge Mode	181
Half-Bridge Mode	180
Half-Bridge Output Mode Applications Example	180
Output Configurations	178
Output Relationships (Active-High)	179
Output Relationships (Active-Low)	
Period	177
Programmable Dead-Band Delay	184
Setup	
Start-up Considerations	
TMR2 to PR2 Match	

### Q

Q Clock	 172,	178

### R

RAM. See Data Memory.
RC Oscillator
RCIO Oscillator Mode27
RC_IDLE Mode41
RC_RUN Mode
RCALL
RCON Register
Bit Status During Initialization50
Reader Response
Register File Summary
Registers
ADCON0 (A/D Control 0)249
ADCON1 (A/D Control 1)250
ADCON2 (A/D Control 2)251
BAUDCON (Baud Rate Control)232
BIE0 (Buffer Interrupt Enable 0)
BnCON (TX/RX Buffer n Control,
Receive Mode)297
BnCON (TX/RX Buffer n Control,
Transmit Mode)
BnDLC (TX/RX Buffer n Data Length Code
in Receive Mode)
BnDLC (TX/RX Buffer n Data Length Code
in Transmit Mode)
BnDm (TX/RX Buffer n Data Field Byte m
in Receive Mode)
BnDm (TX/RX Buffer n Data Field Byte m
in Transmit Mode)
BnEIDH (TX/RX Buffer n Extended Identifier,
High Byte in Receive Mode)
BnEIDH (TX/RX Buffer n Extended Identifier,
High Byte in Transmit Mode)
BnEIDL (TX/RX Buffer n Extended Identifier,
Low Byte in Receive Mode)
BnSIDH (TX/RX Buffer n Standard Identifier,
High Byte in Receive Mode)
BnSIDH (TX/RX Buffer n Standard Identifier,
High Byte in Transmit Mode)

BnSIDL (TX/RX Buffer n Standard Identifier,			
Low Byte in Receive Mode)	300		
BRGCON1 (Baud Rate Control 1)			
BRGCON2 (Baud Rate Control 2)	315		
BRGCON3 (Baud Rate Control 3)	316		
BSEL0 (Buffer Select 0)			
CCP1CON (Capture/Compare/PWM Control)	165		
CIOCON (CAN I/O Control)			
CMCON (Comparator Control)			
COMSTAT (CAN Communication Status)	283		
CONFIG1H (Configuration 1 High)	346		
CONFIG2H (Configuration 2 High)	348		
CONFIG2L (Configuration 2 Low)	347		
CONFIG3H (Configuration 3 High)	349		
CONFIG4L (Configuration 4 Low)	349		
CONFIG5H (Configuration 5 High)	350		
CONFIG5L (Configuration 5 Low)			
CONFIG6H (Configuration 6 High)			
CONFIG6L (Configuration 6 Low)			
CONFIG7H (Configuration 7 High)	353		
CONFIG7L (Configuration 7 Low)	353		
CVRCON (Comparator Voltage			
Reference Control)	265		
DEVID1 (Device ID 1)			
DEVID2 (Device ID 2)	354		
ECANCON (Enhanced CAN Control)			
ECCP1AS (Enhanced Capture/Compare/PWM			
Auto-Shutdown Configuration)	185		
ECCP1CON (Enhanced			
Capture/Compare/PWM Control)	175		
ECCP1DEL (PWM Dead-Band Delay)			
EECON1 (Data EEPROM Control 1)	108		
EECON1 (Data EEPROM Control 1)			
HLVDCON (High/Low-Voltage Detect Control)	269		
HLVDCON (High/Low-Voltage Detect Control)	269 117		
HLVDCON (High/Low-Voltage Detect Control)	269 117 118		
HLVDCON (High/Low-Voltage Detect Control) INTCON (Interrupt Control) INTCON2 (Interrupt Control 2) INTCON3 (Interrupt Control 3)	269 117 118 119		
HLVDCON (High/Low-Voltage Detect Control)	269 117 118 119 126		
HLVDCON (High/Low-Voltage Detect Control)	269 117 118 119 126 127		
HLVDCON (High/Low-Voltage Detect Control)	269 117 118 119 126 127 320		
HLVDCON (High/Low-Voltage Detect Control)	269 117 118 119 126 127 320 310		
HLVDCON (High/Low-Voltage Detect Control)	269 117 118 119 126 127 320 310 311		
HLVDCON (High/Low-Voltage Detect Control)	269 117 118 119 126 127 320 310 311 312		
HLVDCON (High/Low-Voltage Detect Control)	269 117 118 119 126 127 320 310 311 312 313		
HLVDCON (High/Low-Voltage Detect Control)       INTCON (Interrupt Control)         INTCON2 (Interrupt Control 2)       INTCON3 (Interrupt Control 3)         INTCON3 (Interrupt Control 3)       IPR1 (Peripheral Interrupt Priority 1)         IPR2 (Peripheral Interrupt Priority 2)       IPR3 (Peripheral Interrupt Priority 3)         IPR3 (Peripheral Interrupt Priority 3)       128, 5         MSEL0 (Mask Select 0)       MSEL1 (Mask Select 1)         MSEL2 (Mask Select 2)       SEL3 (Mask Select 3)         OSCCON (Oscillator Control)       OSCTUNE (Oscillator Tuning)	269 117 118 119 126 127 320 310 311 312 313 . 32 . 29		
HLVDCON (High/Low-Voltage Detect Control)       INTCON (Interrupt Control)         INTCON2 (Interrupt Control 2)       INTCON3 (Interrupt Control 3)         INTCON3 (Interrupt Control 3)       IPR1 (Peripheral Interrupt Priority 1)         IPR2 (Peripheral Interrupt Priority 2)       IPR3 (Peripheral Interrupt Priority 3)         IPR3 (Peripheral Interrupt Priority 3)       128, 5         MSEL0 (Mask Select 0)       MSEL1 (Mask Select 1)         MSEL2 (Mask Select 2)       SEL3 (Mask Select 3)         OSCCON (Oscillator Control)       OSCTUNE (Oscillator Tuning)	269 117 118 119 126 127 320 310 311 312 313 . 32 . 29		
HLVDCON (High/Low-Voltage Detect Control)       INTCON (Interrupt Control)         INTCON2 (Interrupt Control 2)       INTCON3 (Interrupt Control 3)         INTCON3 (Interrupt Control 3)       IPR1 (Peripheral Interrupt Priority 1)         IPR2 (Peripheral Interrupt Priority 2)       IPR3 (Peripheral Interrupt Priority 3)         INSEL0 (Mask Select 0)       MSEL1 (Mask Select 1)         MSEL2 (Mask Select 2)       MSEL3 (Mask Select 3)         OSCCON (Oscillator Control)       INTCON3	269 117 118 119 126 127 320 310 311 312 313 . 29 123		
HLVDCON (High/Low-Voltage Detect Control)       INTCON (Interrupt Control)         INTCON2 (Interrupt Control 2)       INTCON3 (Interrupt Control 3)         INTCON3 (Interrupt Control 3)       IPR1 (Peripheral Interrupt Priority 1)         IPR2 (Peripheral Interrupt Priority 2)       IPR3 (Peripheral Interrupt Priority 3)         IPR3 (Peripheral Interrupt Priority 3)       128,5         MSEL0 (Mask Select 0)       MSEL1 (Mask Select 1)         MSEL2 (Mask Select 2)       SEL3 (Mask Select 3)         OSCCON (Oscillator Control)       OSCTUNE (Oscillator Tuning)         PIE1 (Peripheral Interrupt Enable 1)	269 117 118 119 126 127 320 310 311 312 313 . 32 . 29 123 124		
HLVDCON (High/Low-Voltage Detect Control)       INTCON (Interrupt Control)         INTCON2 (Interrupt Control 2)       INTCON3 (Interrupt Control 3)         INTCON3 (Interrupt Control 3)       IPR1 (Peripheral Interrupt Priority 1)         IPR2 (Peripheral Interrupt Priority 2)       IPR3 (Peripheral Interrupt Priority 3)         IPR3 (Peripheral Interrupt Priority 3)       128,5         MSEL0 (Mask Select 0)       MSEL1 (Mask Select 1)         MSEL2 (Mask Select 2)       SEL3 (Mask Select 3)         OSCCON (Oscillator Control)       OSCTUNE (Oscillator Tuning)         PIE1 (Peripheral Interrupt Enable 1)       PIE2 (Peripheral Interrupt Enable 2)	269 117 118 119 126 127 320 310 311 312 313 . 32 . 29 123 124		
HLVDCON (High/Low-Voltage Detect Control)       INTCON (Interrupt Control)         INTCON2 (Interrupt Control 2)       INTCON3 (Interrupt Control 3)         INTCON3 (Interrupt Control 3)       IPR1 (Peripheral Interrupt Priority 1)         IPR2 (Peripheral Interrupt Priority 2)       IPR3 (Peripheral Interrupt Priority 3)         IPR3 (Peripheral Interrupt Priority 3)       128,5         MSEL0 (Mask Select 0)       MSEL1 (Mask Select 1)         MSEL2 (Mask Select 2)       SEL3 (Mask Select 3)         OSCCON (Oscillator Control)       OSCTUNE (Oscillator Tuning)         PIE1 (Peripheral Interrupt Enable 1)       PIE2 (Peripheral Interrupt Enable 2)         PIE3 (Peripheral Interrupt Enable 3)       125,5	269 117 118 119 126 127 320 310 311 312 . 29 123 124 319		
HLVDCON (High/Low-Voltage Detect Control)       INTCON (Interrupt Control)         INTCON2 (Interrupt Control 2)       INTCON3 (Interrupt Control 3)         INTCON3 (Interrupt Control 3)       IPR1 (Peripheral Interrupt Priority 1)         IPR2 (Peripheral Interrupt Priority 2)       IPR3 (Peripheral Interrupt Priority 2)         IPR3 (Peripheral Interrupt Priority 3)       128,3         MSEL0 (Mask Select 0)       MSEL1 (Mask Select 1)         MSEL2 (Mask Select 2)       SEL3 (Mask Select 3)         OSCCON (Oscillator Control)       OSCTUNE (Oscillator Tuning)         PIE1 (Peripheral Interrupt Enable 1)       PIE2 (Peripheral Interrupt Enable 2)         PIE3 (Peripheral Interrupt Enable 3)       125,5         PIR1 (Peripheral Interrupt Request       125,5	269 117 118 119 126 127 320 310 311 312 . 29 123 124 319		
HLVDCON (High/Low-Voltage Detect Control)       INTCON (Interrupt Control)         INTCON2 (Interrupt Control 2)       INTCON3 (Interrupt Control 3)         INTCON3 (Interrupt Control 3)       IPR1 (Peripheral Interrupt Priority 1)         IPR2 (Peripheral Interrupt Priority 2)       IPR3 (Peripheral Interrupt Priority 2)         IPR3 (Peripheral Interrupt Priority 3)       128, 3         MSEL0 (Mask Select 0)       MSEL1 (Mask Select 1)         MSEL2 (Mask Select 2)       MSEL3 (Mask Select 3)         OSCCON (Oscillator Control)       OSCTUNE (Oscillator Tuning)         PIE1 (Peripheral Interrupt Enable 1)       PIE2 (Peripheral Interrupt Enable 2)         PIE3 (Peripheral Interrupt Enable 3)       125, 3         PIR1 (Peripheral Interrupt Request (Flag) 1)       10	269 117 118 119 126 127 320 310 311 312 313 . 32 . 29 123 124 319 120		
HLVDCON (High/Low-Voltage Detect Control)       INTCON (Interrupt Control)         INTCON2 (Interrupt Control 2)       INTCON3 (Interrupt Control 3)         INTCON3 (Interrupt Control 3)       IPR1 (Peripheral Interrupt Priority 1)         IPR2 (Peripheral Interrupt Priority 2)       IPR3 (Peripheral Interrupt Priority 3)         IPR3 (Peripheral Interrupt Priority 3)       128,5         MSEL0 (Mask Select 0)       MSEL1 (Mask Select 1)         MSEL2 (Mask Select 2)       SEL3 (Mask Select 3)         OSCCON (Oscillator Control)       OSCTUNE (Oscillator Tuning)         PIE1 (Peripheral Interrupt Enable 1)       PIE2 (Peripheral Interrupt Enable 2)         PIE3 (Peripheral Interrupt Enable 3)       125,5         PIR1 (Peripheral Interrupt Request       (Flag) 1)         PIR2 (Peripheral Interrupt Request       125,5	269 117 118 119 126 127 320 310 311 312 313 . 32 . 29 123 124 319 120		
HLVDCON (High/Low-Voltage Detect Control)       INTCON (Interrupt Control)         INTCON2 (Interrupt Control 2)       INTCON3 (Interrupt Control 3)         INTCON3 (Interrupt Control 3)       IPR1 (Peripheral Interrupt Priority 1)         IPR2 (Peripheral Interrupt Priority 2)       IPR3 (Peripheral Interrupt Priority 2)         IPR3 (Peripheral Interrupt Priority 3)       128, 3         MSEL0 (Mask Select 0)       MSEL1 (Mask Select 1)         MSEL2 (Mask Select 2)       MSEL3 (Mask Select 3)         OSCCON (Oscillator Control)       OSCTUNE (Oscillator Tuning)         PIE1 (Peripheral Interrupt Enable 1)       PIE2 (Peripheral Interrupt Enable 2)         PIE3 (Peripheral Interrupt Enable 3)       125, 3         PIR1 (Peripheral Interrupt Request (Flag) 1)       125, 3         PIR2 (Peripheral Interrupt Request (Flag) 2)       125, 3	269 117 118 119 126 127 320 310 311 312 313 . 32 . 29 123 124 319 120 120		
HLVDCON (High/Low-Voltage Detect Control)	269 117 118 119 126 127 320 310 311 312 313 312 313 312 312 312 312 312		
HLVDCON (High/Low-Voltage Detect Control)	269 117 118 119 126 127 320 310 311 312 313 312 313 312 312 312 312 312		
HLVDCON (High/Low-Voltage Detect Control)       INTCON (Interrupt Control)         INTCON2 (Interrupt Control 2)       INTCON3 (Interrupt Control 3)         IPR1 (Peripheral Interrupt Priority 1)       IPR2 (Peripheral Interrupt Priority 2)         IPR3 (Peripheral Interrupt Priority 3)       128, 3         MSEL0 (Mask Select 0)       MSEL1 (Mask Select 1)         MSEL2 (Mask Select 2)       MSEL3 (Mask Select 3)         OSCCON (Oscillator Control)       OSCCON (Oscillator Tuning)         PIE1 (Peripheral Interrupt Enable 1)       PIE2 (Peripheral Interrupt Enable 2)         PIE3 (Peripheral Interrupt Request (Flag) 1)       125, 3         PIR2 (Peripheral Interrupt Request (Flag) 3)       122, 3         RCON (Reset Control)       44, RCSTA (Receive Status and Control)	269 117 118 119 126 127 320 310 311 312 313 . 32 . 29 123 124 319 120 121 318 129 231 290		
HLVDCON (High/Low-Voltage Detect Control)	269 117 118 119 126 127 320 310 311 312 313 . 32 . 29 123 124 319 120 121 318 129 231 290		
HLVDCON (High/Low-Voltage Detect Control)       INTCON (Interrupt Control)         INTCON2 (Interrupt Control 2)       INTCON3 (Interrupt Control 3)         IPR1 (Peripheral Interrupt Priority 1)       IPR2 (Peripheral Interrupt Priority 2)         IPR3 (Peripheral Interrupt Priority 3)       128,3         MSEL0 (Mask Select 0)       MSEL1 (Mask Select 1)         MSEL2 (Mask Select 2)       MSEL3 (Mask Select 3)         OSCCON (Oscillator Control)       OSCTUNE (Oscillator Tuning)         PIE1 (Peripheral Interrupt Enable 1)       PIE2 (Peripheral Interrupt Enable 2)         PIE3 (Peripheral Interrupt Request (Flag) 1)       125,5         PIR3 (Peripheral Interrupt Request (Flag) 2)       122,5         PIR3 (Peripheral Interrupt Request (Flag) 3)       122,5         RCON (Reset Control)       44,7         RCSTA (Receive Status and Control)       24,7         RXB0CON (Receive Buffer 0 Control)       24,7         RXB1CON (Receive Buffer 1 Control)       27,8         RXBnDLC (Receive Buffer 1 Control)       27,8	269 117 118 119 126 127 320 310 311 312 313 . 32 . 29 123 124 319 120 121 318 129 121 318 129 221 290 292		
HLVDCON (High/Low-Voltage Detect Control)       INTCON (Interrupt Control)         INTCON2 (Interrupt Control 2)       INTCON3 (Interrupt Control 3)         IPR1 (Peripheral Interrupt Priority 1)       IPR2 (Peripheral Interrupt Priority 2)         IPR3 (Peripheral Interrupt Priority 3)       128,3         MSEL0 (Mask Select 0)       MSEL1 (Mask Select 1)         MSEL2 (Mask Select 2)       MSEL3 (Mask Select 3)         OSCCON (Oscillator Control)       OSCCON (Oscillator Tuning)         PIE1 (Peripheral Interrupt Enable 1)       PIE2 (Peripheral Interrupt Enable 2)         PIE3 (Peripheral Interrupt Request (Flag) 1)       125,5         PIR3 (Peripheral Interrupt Request (Flag) 2)       122,5         PIR3 (Peripheral Interrupt Request (Flag) 3)       122,5         RCON (Reset Control)       44,7         RCSTA (Receive Status and Control)       24,7         RXB0CON (Receive Buffer 0 Control)       27,8         RXB1CON (Receive Buffer 1 Control)       27,8         RXBnDLC (Receive Buffer 1 Control)       27,8	269 117 118 119 126 127 320 310 311 312 313 . 32 . 29 123 124 319 120 121 318 129 121 318 129 221 290 292		
HLVDCON (High/Low-Voltage Detect Control)       INTCON (Interrupt Control)         INTCON2 (Interrupt Control 2)       INTCON3 (Interrupt Control 3)         IPR1 (Peripheral Interrupt Priority 1)       IPR2 (Peripheral Interrupt Priority 2)         IPR3 (Peripheral Interrupt Priority 3)       128,3         MSEL0 (Mask Select 0)       MSEL1 (Mask Select 1)         MSEL2 (Mask Select 2)       MSEL3 (Mask Select 3)         OSCCON (Oscillator Control)       OSCCON (Oscillator Tuning)         PIE1 (Peripheral Interrupt Enable 1)       PIE2 (Peripheral Interrupt Enable 2)         PIE3 (Peripheral Interrupt Request (Flag) 1)       125,5         PIR1 (Peripheral Interrupt Request (Flag) 2)       122,5         PIR3 (Peripheral Interrupt Request (Flag) 3)       122,5         RCON (Reset Control)       44,7         RCSTA (Receive Status and Control)       44,7         RXB0CON (Receive Buffer 0 Control)       2         RXB1CON (Receive Buffer 1 Control)       2         RXBnDLC (Receive Buffer n Data Length Code)       2         RXBnDm (Receive Buffer n       2	269 117 118 119 126 127 320 310 311 312 313 . 32 . 29 123 124 319 120 121 318 129 120 221 290 292 295		
HLVDCON (High/Low-Voltage Detect Control)       INTCON (Interrupt Control)         INTCON2 (Interrupt Control 2)       INTCON3 (Interrupt Control 3)         IPR1 (Peripheral Interrupt Priority 1)       IPR2 (Peripheral Interrupt Priority 2)         IPR3 (Peripheral Interrupt Priority 3)       128,3         MSEL0 (Mask Select 0)       MSEL1 (Mask Select 1)         MSEL2 (Mask Select 2)       MSEL3 (Mask Select 3)         OSCCON (Oscillator Control)       OSCCON (Oscillator Tuning)         PIE1 (Peripheral Interrupt Enable 1)       PIE2 (Peripheral Interrupt Enable 1)         PIE2 (Peripheral Interrupt Enable 2)       PIE3 (Peripheral Interrupt Request (Flag) 1)         PIR3 (Peripheral Interrupt Request (Flag) 2)       PIR3 (Peripheral Interrupt Request (Flag) 3)         PIR3 (Peripheral Interrupt Request (Flag) 3)       122, 3         RCON (Reset Control)       44, 3         RCSTA (Receive Status and Control)       7         RXB0CON (Receive Buffer 0 Control)       7         RXB1CON (Receive Buffer 1 Control)       7         RXBnDLC (Receive Buffer n Data Length Code)       7         RXBnDm (Receive Buffer n Data Field Byte m)       7	269 117 118 119 126 127 320 310 311 312 313 . 32 . 29 123 124 319 120 121 318 129 120 221 290 292 295		
HLVDCON (High/Low-Voltage Detect Control)       INTCON (Interrupt Control)         INTCON2 (Interrupt Control 2)       INTCON3 (Interrupt Control 3)         IPR1 (Peripheral Interrupt Priority 1)       IPR2 (Peripheral Interrupt Priority 2)         IPR3 (Peripheral Interrupt Priority 3)       128,3         MSEL0 (Mask Select 0)       MSEL1 (Mask Select 1)         MSEL2 (Mask Select 2)       MSEL3 (Mask Select 3)         OSCCON (Oscillator Control)       OSCCON (Oscillator Tuning)         PIE1 (Peripheral Interrupt Enable 1)       PIE2 (Peripheral Interrupt Enable 2)         PIE3 (Peripheral Interrupt Request (Flag) 1)       125,5         PIR1 (Peripheral Interrupt Request (Flag) 2)       122,5         PIR3 (Peripheral Interrupt Request (Flag) 3)       122,5         RCON (Reset Control)       44,7         RCSTA (Receive Status and Control)       44,7         RXB0CON (Receive Buffer 0 Control)       2         RXB1CON (Receive Buffer 1 Control)       2         RXBnDLC (Receive Buffer n Data Length Code)       2         RXBnDm (Receive Buffer n       2	269 117 118 119 126 127 320 310 311 312 313 . 32 . 29 123 124 319 120 121 318 129 121 318 129 221 295 295		

RXBnEIDL (Receive Buffer n
Extended Identifier, Low Byte)
RXBnSIDH (Receive Buffer n
Standard Identifier, High Byte)
RXBnSIDL (Receive Buffer n
Standard Identifier, Low Byte)
RXERRCNT (Receive Error Count)
RXFBCONn (Receive Filter Buffer Control n)
RXFCONn (Receive Filter Control n)
RXFnEIDH (Receive Acceptance Filter n
Extended Identifier, High Byte)
RXFnEIDL (Receive Acceptance Filter n
Extended Identifier, Low Byte)
RXFnSIDH (Receive Acceptance Filter n
Standard Identifier Filter, High Byte)
RXFnSIDL (Receive Acceptance Filter n
Standard Identifier Filter, Low Byte)
RXMnEIDH (Receive Acceptance Mask n
Extended Identifier Mask, High Byte)
RXMnEIDL (Receive Acceptance Mask n
Extended Identifier Mask, Low Byte)
RXMnSIDH (Receive Acceptance Mask n
Standard Identifier Mask, High Byte)
RXMnSIDL (Receive Acceptance Mask n
Standard Identifier Mask, Low Byte)
SDFLC (Standard Data Bytes Filter Length Count) . 308
SSPCON1 (MSSP Control 1, I ² C Mode)
SSPCON1 (MSSP Control 1, SPI Mode)
SSPCON2 (MSSP Control 2, I ² C Mode)
SSPSTAT (MSSP Status, I ² C Mode)
SSPSTAT (MSSP Status, TC Mode)
STATUS
STKPTR (Stack Pointer)
T0CON (Timer0 Control)
T1CON (Timer1 Control)
T2CON (Timer2 Control)
T3CON (Timer3 Control)
TRISE (PORTE/PSP Control)
TXBIE (Transmit Buffers Interrupt Enable)
TXBnCON (Transmit Buffer n Control)
TXBnDLC (Transmit Buffer n
Data Length Code)
TXBnDm (Transmit Buffer n
Data Field Byte m)
TXBnEIDH (Transmit Buffer n
Extended Identifier, High Byte)
TXBnEIDL (Transmit Buffer n
Extended Identifier, Low Byte)
TXBnSIDH (Transmit Buffer n
Standard Identifier, High Byte)
TXBnSIDL (Transmit Buffer n
Standard Identifier, Low Byte)
TXERRCNT (Transmit Error Count)
TXSTA (Transmit Status and Control)230
WDTCON (Watchdog Timer Control)
RESET
Resets
Brown-out Reset (BOR)
Oscillator Start-up Timer (OST)
Power-on Reset (POR)345
Power-up Timer (PWRT)345
RETFIE
RETLW
RETURN

Return Address Stack	64
Associated Registers	64
Return Stack Pointer (STKPTR)	65
Revision History	465
RLCF	397
RLNCF	398
RRCF	398
RRNCF	399
S	
SCK	189
וחפ	180

#### Ś

SCK	
SDI	
SDO	
SEC_IDLE Mode	
SEC_RUN Mode	
Serial Clock, SCK	
Serial Data In (SDI)	
Serial Data Out (SDO)	189
Serial Peripheral Interface. See SPI Mode.	
SETF	
Slave Select (SS)	
SLEEP	400
Sleep	
OSC1 and OSC2 Pin States	
Software Simulator (MPLAB SIM)	417
Special Event Trigger. See Compare (CCP1/ECCP1 ules).	IVIOQ-
Special Event Trigger. See Compare (ECCP1 Module)	
Special Function Registers	
Мар	72–77
SPI Mode (MSSP)	189
Associated Registers	
Bus Mode Compatibility	
Effects of a Reset	197
Enabling SPI I/O	193
Master Mode	194
Master/Slave Connection	193
Operation	
Operation in Power-Managed Modes	
Serial Clock	
Serial Data In	
Serial Data Out	
Slave Mode	
Slave Select	
Slave Select Synchronization	
SPI Clock	
Typical Connection	
SS	
SSPOV	
SSPOV Status Flag	219
SSPSTAT Register	
R/W Bit	-
Stack Full/Underflow Resets	
Status Register	
SUBFSR	
SUBFWB	
SUBLW	
SUBULNK	
SUBWF	
SUBWFB	
SWAPF	402

#### т

T0CON Register	
PSA Bit	
T0CS Bit	150
T0PS2:T0PS0 Bits	151
T0SE Bit	150
Table Reads/Table Writes	66
TBLRD	403
TBLWT	
Time-out in Various Situations (table)	
Timer0	
Associated Registers	
Clock Source Edge Select (T0SE Bit)	
Clock Source Select (TOCS Bit)	
Operation	
Overflow Interrupt	
Prescaler. See Prescaler, Timer0.	151
	150
Reads and Writes in 16-Bit Mode	
Timer1	
16-Bit Read/Write Mode	
Associated Registers	
Interrupt	
Operation	
Oscillator	
Layout Considerations	156
Resetting, Using a Special Event Trigger	
Output (CCP1)	156
Special Event Trigger (ECCP1)	176
Use as a Real-Time Clock	156
Timer2	159
Associated Registers	
Interrupt	
Operation	
Output	
PR2 Register	
TMR2 to PR2 Match Interrupt	
Timer3	
16-Bit Read/Write Mode	
Associated Registers	
Operation	
Oscillator	
Overflow Interrupt	
Special Event Trigger (ECCP1)	
TMR3H Register	
TMR3L Register	161
Timing Diagrams	
A/D Conversion	
Acknowledge Sequence	
Asynchronous Reception	
Asynchronous Transmission	
Asynchronous Transmission (Back-to-Back)	
Automatic Baud Rate Calculation	
Auto-Wake-up Bit (WUE) During Normal Operation	242
Auto-Wake-up Bit (WUE) During Sleep	242
Baud Rate Generator with Clock Arbitration	216
BRG Overflow Sequence	237
BRG Reset Due to SDA Arbitration	
During Start Condition	225
Brown-out Reset (BOR)	
Bus Collision During a Repeated Start Condition	
(Case 1)	226
Bus Collision During a Repeated Start Condition	
(Case 2)	226
(0000 2)	220

Bus Collision During a Start Condition
(SCL = 0)
Bus Collision During a Start Condition
(SDA Only)
Bus Collision During a Stop Condition
(Case 1)
Bus Collision During a Stop Condition
(Case 2)
Bus Collision for Transmit and
Acknowledge
Capture/Compare/PWM (All CCP Modules)
CLKO and I/O
Clock Synchronization
Clock/Instruction Cycle
EUSART Synchronous Receive
(Master/Slave)
EUSART Synchronous Transmission
(Master/Slave) 452
Example SPI Master Mode (CKE = 0)
Example SPI Master Mode (CKE = 1) 445
Example SPI Slave Mode (CKE = 0) 446
Example SPI Slave Mode (CKE = 1) 447
External Clock (All Modes Except PLL) 437
Fail-Safe Clock Monitor
First Start Bit Timing
Full-Bridge PWM Output
Half-Bridge PWM Output
High/Low-Voltage Detect Characteristics
High-Voltage Detect (VDIRMAG = 1)
I ² C Bus Data
I C Bus Data
I ² C Bus Start/Stop Bits
I ² C Master Mode (7 or 10-Bit Transmission)
I ² C Master Mode (7-Bit Reception) 221
$I^2C$ Slave Mode (10-Bit Reception, SEN = 0)
$I^2_{\text{C}}$ Slave Mode (10-Bit Reception, SEN = 1)
I ² C Slave Mode (10-Bit Transmission)
I ² C Slave Mode (7-Bit Reception, SEN = 0)
I ² C Slave Mode (7-Bit Reception, SEN = 1)
I ² C Slave Mode (7-Bit Transmission)
I ² C Slave Mode General Call Address Sequence (7 or
10-Bit Address Mode) 212
Low-Voltage Detect (VDIRMAG = 0)
Master SSP I ² C Bus Data
Master SSP I ² C Bus Start/Stop Bits
Parallel Slave Port (PIC18F4682/4685)
Parallel Slave Port (PSP) Read
Parallel Slave Port (PSP) Write
PWM Auto-Shutdown (PRSEN = 0,
Auto-Restart Disabled)
PWM Auto-Shutdown (PRSEN = 1,
Auto-Restart Enabled)
PWM Direction Change 183
PWM Direction Change at Near 100% Duty Cycle 183
PWM Output 171
Repeated Start Condition 218
Reset, Watchdog Timer (WDT), Oscillator
Start-up Timer (OST) and
Power-up Timer (PWRT)
Send Break Character Sequence
Slave Synchronization
Slow Rise Time (MCLR Tied to VDD.
Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT)
Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT)

SPI Mode (Slave Mode with CKE = 0)	196
SPI Mode (Slave Mode with CKE = 1)	196
Stop Condition Receive or Transmit Mode	
Synchronous Reception (Master Mode, SREN)	246
Synchronous Transmission	244
Synchronous Transmission	
(Through TXEN)	245
Time-out Sequence on POR w/PLL Enabled	
(MCLR Tied to VDD)	49
Time-out Sequence on Power-up	
(MCLR Not Tied to VDD), Case 1	48
Time-out Sequence on Power-up	
(MCLR Not Tied to VDD), Case 2	48
Time-out Sequence on Power-up	
(MCLR Tied to VDD, VDD Rise Tpwrt)	
Timer0 and Timer1 External Clock	
Transition for Entry to Idle Mode	
Transition for Entry to SEC_RUN Mode	
Transition for Entry to Sleep Mode	39
Transition for Two-Speed Start-up	
(INTOSC to HSPLL)	
Transition for Wake From Idle to Run Mode	
Transition for Wake From Sleep (HSPLL)	39
Transition From RC_RUN Mode	
to PRI_RUN Mode	38
Transition From SEC_RUN Mode	
to PRI_RUN Mode (HSPLL)	37
Transition to RC_RUN Mode	
Timing Diagrams and Specifications	437
AC Characteristics	
Internal RC Accuracy	438
Capture/Compare/PWM Requirements	
(All CCP Modules)	
CLKO and I/O Requirements	
EUSART Synchronous Receive Requirements	452
EUSART Synchronous Transmission	450
Requirements	452
Example SPI Mode Requirements	
(Master Mode, CKE = 0)	444
Example SPI Mode Requirements	445
(Master Mode, CKE = 1)	445
Example SPI Mode Requirements	110
(Slave Mode, CKE = 0)	446

Example SPI Mode Requirements
(Slave Mode, CKE = 1) 447
External Clock Requirements 437
I ² C Bus Data Requirements (Slave Mode)
I ² C Bus Start/Stop Bits Requirements
(Slave Mode) 448 Master SSP I ² C Bus Data Requirements
Master SSP 1 C Bus Data Requirements
Parallel Slave Port Requirements
(PIC18F4682/4685)
PLL Clock 438
Reset, Watchdog Timer, Oscillator Start-up
Timer, Power-up Timer and Brown-out
Reset Requirements 440
Timer0 and Timer1 External
Clock Requirements
Top-of-Stack Access
TRISE Register PSPMODE Bit
TSTFSZ
Two-Speed Start-up
Two-Word Instructions
Example Cases 68
TXSTA Register
BRGH Bit 233
V
-
Voltage Reference Specifications
W
Watchdog Timer (WDT) 345, 355
Associated Registers
Control Register 355
Programming Considerations
WCOL
WCOL Status Flag 217, 218, 219, 222
WWW Address
WWW, On-Line Support7
X
XORLW
XORWF

NOTES:

### THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

### **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

### **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
From	Name	
	_	
	Address	
	City / State / ZIP / Country	
	Telephone: ()	FAX: ()
Appli	cation (optional):	
Woul	d you like a reply?YN	
Devic	ce: PIC18F2682/2685/4682/4685	Literature Number: DS39761C
Ques	tions:	
1. V	Vhat are the best features of this doc	ument?
_		
_		
2. ⊦	low does this document meet your ha	ardware and software development needs?
_		
_		
3. E	o you find the organization of this do	ocument easy to follow? If not, why?
—		
	Vhat additions to the document do vo	ou think would enhance the structure and subject?
<del>ч</del> . v		
5. V	Vhat deletions from the document co	uld be made without affecting the overall usefulness?
		-
_		
6. Is	s there any incorrect or misleading in	formation (what and where)?
_		
_		
7. ⊦	low would you improve this documer	nt?
_		
_		

### PIC18F2682/2685/4682/4685 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. Device	X /XX XXX T Temperature Package Pattern	Examples: a) PIC18LF4685-I/P 301 = Industrial temp., PDIP performance Extended Very limits, OTP anticery
Device	Range PIC18F2682/2685 ⁽¹⁾ , PIC18F4682/4685 ⁽¹⁾ , PIC18F2682/2685T ⁽²⁾ , PIC18F4682/4685T ⁽²⁾ ; VDD range 4.2V to 5.5V PIC18LF2682/2685 ⁽¹⁾ , PIC18LF4682/4685 ⁽¹⁾ , PIC18LF2682/2685T ⁽²⁾ , PIC18LF4682/4685T ⁽²⁾ ; VDD range 2.0V to 5.5V	<ul> <li>package, Extended VDD limits, QTP pattern #301.</li> <li>b) PIC18LF2685-I/SO = Industrial temp., SOIC package, Extended VDD limits.</li> <li>c) PIC18F4685-I/P = Industrial temp., PDIP package, normal VDD limits.</li> </ul>
Temperature Range	I = $-40^{\circ}$ C to $+85^{\circ}$ C (Industrial)	
Package	PT = TQFP (Thin Quad Flatpack) SO = SOIC SP = Skinny Plastic DIP P = PDIP ML = QFN	<ul> <li>Note 1: F = Standard Voltage Range</li> <li>LF = Wide Voltage Range</li> <li>2: T = in tape and reel PLCC and TQFP packages only.</li> </ul>
Pattern	QTP, SQTP, Code or Special Requirements (blank otherwise)	



## WORLDWIDE SALES AND SERVICE

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

**Santa Clara** Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Hong Kong SAR** Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4080

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-6578-300 Fax: 886-3-6578-370

**Taiwan - Kaohsiung** Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820