

Data Sheet

The SST38VF6401/6402/6403/6404 are 4M x16 CMOS Advanced Multi-Purpose Flash Plus (Advanced MPF+) devices manufactured with SST proprietary, high-performance CMOS Super- Flash technology. The split-gate cell design and thick-oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. The SST38VF6401/6402/6403/6404 write (Program or Erase) with a 2.7-3.6V power supply. This device conforms to JEDEC standard pin assignments for x16 memories.

#### **Features**

- Organized as 4M x16
- Single Voltage Read and Write Operations
  - -2.7-3.6V
- Superior Reliability
  - Endurance: 100,000 Cycles minimum
  - Greater than 100 years Data Retention3
- Low Power Consumption (typical values at 5 MHz)
  - Active Current: 4 mA (typical)
  - Standby Current: 3 µA (typical)
  - Auto Low Power Mode: 3 µA (typical)
- 128-bit Unique ID
- Security-ID Feature
  - 256 Word, user One-Time-Programmable
- Protection and Security Features
  - Hardware Boot Block Protection/WP# Input Pin, Uniform (32 KWord) and Non-Uniform (8 KWord) options available
  - User-controlled individual block (32 KWord) protection, using software only methods
  - Password protection
- Hardware Reset Pin (RST#)
- Fast Read and Page Read Access Times:
  - 90 ns Read access time
  - 25 ns Page Read access times
    - 4-Word Page Read buffer
- Latched Address and Data

- Fast Erase Times:
  - Sector-Erase Time: 18 ms (typical)
  - Block-Erase Time: 18 ms (typical)
  - Chip-Erase Time: 40 ms (typical)
- Erase-Suspend/-Resume Capabilities
- Fast Word and Write-Buffer Programming Times:
  - Word-Program Time: 7 µs (typical)
  - Write Buffer Programming Time: 1.75 μs / Word (typical)
  - 16-Word Write Buffer
- Automatic Write Timing
- Internal V<sub>PP</sub> Generation
- End-of-Write Detection
  - Toggle Bits
  - Data# Polling
  - RY/BY# Output
- CMOS I/O Compatibility
- JEDEC Standard
  - Flash EEPROM Pinouts and command sets
- CFI Compliant
- Packages Available
  - 48-lead TSOP
  - 48-ball TFBGA
- All devices are RoHS compliant



**Data Sheet** 

### **Product Description**

The SST38VF6401, SST38VF6402, SST38VF6403, and SST38VF6404 devices are 4M x16 CMOS Advanced Multi-Purpose Flash Plus (Advanced MPF+) manufactured with SST proprietary, high-performance CMOS SuperFlash technology. The split-gate cell design and thick-oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. The SST38VF6401/6402/6403/6404 write (Program or Erase) with a 2.7-3.6V power supply. These devices conform to JEDEC standard pin assignments for x16 memories.

Featuring high performance Word-Program, the SST38VF6401/6402/6403/6404 provide a typical Word-Program time of 7  $\mu$ sec. For faster word-programming performance, the Write-Buffer Programming feature, has a typical word-program time of 1.75  $\mu$ sec. These devices use Toggle Bit or Data# Polling to indicate Program operation completion. In addition to single-word Read, Advanced MPF+ devices provide a Page-Read feature that enables a faster word read time of 25 ns, for words on the same page.

To protect against inadvertent write, the SST38VF6401/6402/6403/6404 have on-chip hardware and Software Data Protection schemes. Designed, manufactured, and tested for a wide spectrum of applications, these devices are available with 100,000 cycles minimum endurance. Data retention is rated at greater than 100 years.

The SST38VF6401/6402/6403/6404 are suited for applications that require the convenient and economical updating of program, configuration, or data memory. For all system applications, Advanced MPF+ significantly improve performance and reliability, while lowering power consumption. These devices inherently use less energy during Erase and Program than alternative flash technologies. The total energy consumed is a function of the applied voltage, current, and time of application. For any given voltage range, the SuperFlash technology uses less current to program and has a shorter erase time; therefore, the total energy consumed during any Erase or Program operation is less than alternative flash technologies.

These devices also improve flexibility while lowering the cost for program, data, and configuration storage applications. The SuperFlash technology provides fixed Erase and Program times, independent of the number of Erase/Program cycles that have occurred. Therefore, the system software or hardware does not have to be modified or de-rated as is necessary with alternative flash technologies, whose Erase and Program times increase with accumulated Erase/Program cycles.

The SST38VF6401/6402/6403/6404 also offer flexible data protection features. Applications that require memory protection from program and erase operations can use the Boot Block, Individual Block Protection, and Advanced Protection features. For applications that require a permanent solution, the Irreversible Block Locking feature provides permanent protection for memory blocks.

To meet high-density, surface mount requirements, the SST38VF6401/6402/6403/6404 devices are offered in 48-lead TSOP and 48-ball TFBGA packages. See Figures 2 and 3 for pin assignments and Table 1 for pin descriptions.



**Data Sheet** 

## **Functional Block Diagram**




Figure 1: Functional Block Diagram



**Data Sheet** 

## **Pin Assignments**




Figure 2: Pin Assignments for 48-lead TSOP




Figure 3: Pin assignments for 48-ball TFBGA



Data Sheet

Table 1: Pin Description

Symbol	Pin Name	Functions
A <sub>MS</sub> <sup>1</sup> -A <sub>0</sub>	Address Inputs	To provide memory addresses.  During Sector-Erase A <sub>MS</sub> -A <sub>12</sub> address lines will select the sector.  During Block-Erase A <sub>MS</sub> -A <sub>15</sub> address lines will select the block.
DQ <sub>15</sub> -DQ <sub>0</sub>	Data Input/output	To output data during Read cycles and receive input data during Write cycles.  Data is internally latched during a Write cycle.  The outputs are in tri-state when OE# or CE# is high.
WP#	Write Protect	To protect the top/bottom boot block from Erase/Program operation when grounded.
RY/BY#	Ready/Busy	To indicate when the device is actively programming or erasing.
RST#	Reset	To reset and return the device to Read mode.
CE#	Chip Enable	To activate the device when CE# is low.
OE#	Output Enable	To gate the data output buffers.
WE#	Write Enable	To control the Write operations.
$V_{DD}$	Power Supply	To provide power supply voltage: 2.7-3.6V
V <sub>SS</sub>	Ground	
NC	No Connection	Unconnected pins.

T1.0 25015

 $A_{MS} = A_{21}$  for SST38VF6401/6402/6403/6404

<sup>1.</sup>  $A_{MS} = Most significant address$ 



**Data Sheet** 

## **Memory Maps**

Table 2: SST38VF6401and SST38VF6402 Memory Maps

SST38VF6		1			
Block <sup>1,2</sup>	Sectors <sup>3</sup>	Address A <sub>21</sub> -A <sub>12</sub> <sup>4</sup>	VPB <sup>5</sup>	NVPB <sup>5</sup>	WP# <sup>6</sup>
B0 <sup>6</sup>	S0-S7	0000000XXX	YES	YES	YES
B1	S8-S15	0000001XXX	YES	YES	NO
B2	S16-S23	0000010XXX	YES	YES	NO
B3	S24-S31	0000011XXX	YES	YES	NO
B4	S32-S39	0000100XXX	YES	YES	NO
B5	S40-S47	0000101XXX	YES	YES	NO
B6	S48-S55	0000110XXX	YES	YES	NO
B7	S56-S63	0000111XXX	YES	YES	NO
B8 - B119 fo	llow the same patte	rn			
B120	S960-S967	1111000XXX	YES	YES	NO
B121	S968-S975	1111001XXX	YES	YES	NO
B122	S976-S983	1111010XXX	YES	YES	NO
B123	S984-S991	1111011XXX	YES	YES	NO
B124	S992-S999	1111100XXX	YES	YES	NO
B125	S1000-S1007	1111101XXX	YES	YES	NO
B126	S1008-S1015	1111110XXX	YES	YES	NO
B127	S1016-S1023	1111111XXX	YES	YES	NO
SST38VF6	402				<b>I</b>
Block <sup>1,2</sup>	Sectors <sup>3</sup>	Address A <sub>21</sub> -A <sub>12</sub> <sup>4</sup>	VPB <sup>5</sup>	NVPB <sup>5</sup>	WP# <sup>7</sup>
B0	S0-S7	0000000XXX	YES	YES	NO
B1	S8-S15	0000001XXX	YES	YES	NO
B2	S16-S23	0000010XXX	YES	YES	NO
B3	S24-S31	0000011XXX	YES	YES	NO
B4	S32-S39	0000100XXX	YES	YES	NO
B5	S40-S47	0000101XXX	YES	YES	NO
B6	S48-S55	0000110XXX	YES	YES	NO
B7	S56-S63	0000111XXX	YES	YES	NO
B8 - B119 fo	llow the same patte	rn			
B120	S960-S967	1111000XXX	YES	YES	NO
B121	S968-S975	1111001XXX	YES	YES	NO
B122	S976-S983	1111010XXX	YES	YES	NO
B123	S984-S991	1111011XXX	YES	YES	NO
B124	S992-S999	1111100XXX	YES	YES	NO
B125	S1000-S1007	1111101XXX	YES	YES	NO
B126	S1008-S1015	1111110XXX	YES	YES	NO
				1	

T2.0 25015

- 1. Each block, B0-B127 is 32KWord.
- 2. Each block consists of eight sectors.
- 3. Each sector, S0-S1023 is 4KWord.
- 4. X = 0 or 1. Block Address (BA) =  $A_{21}$   $A_{15}$ ; Sector Address (SA) =  $A_{21}$   $A_{12}$
- 5. Each block has an associated VPB and NVPB.
- 6. Block B0 is the boot block.
- 7. Block B127 is the boot block.



Data Sheet

Table 3: SST38VF6403and SST38VF6404 Memory Maps (1 of 2)

Block <sup>1,2</sup>	Sectors <sup>3</sup>	Address A <sub>21</sub> -A <sub>12</sub> <sup>4</sup>	VPB <sup>5</sup>	NVPB <sup>5</sup>	WP# <sup>6</sup>
B0 <sup>5,6</sup>	S0	000000000	YES	YES	YES
	S1	000000001	YES	YES	YES
	S2	000000010	YES	YES	NO
	S3	000000011	YES	YES	NO
	S4	000000100	YES	YES	NO
	S5	000000101	YES	YES	NO
	S6	000000110	YES	YES	NO
	S7	000000111	YES	YES	NO
B1	S8-S15	0000001XXX	YES	YES	NO
B2	S16-S23	0000010XXX	YES	YES	NO
B3	S24-S31	0000011XXX	YES	YES	NO
B4	S32-S39	0000100XXX	YES	YES	NO
B5	S40-S47	0000101XXX	YES	YES	NO
B6	S48-S55	0000110XXX	YES	YES	NO
B7	S56-S63	0000111XXX	YES	YES	NO
B8 - B119 fo	llow the same patte	rn		<b>'</b>	
B120	S960-S967	1111000XXX	YES	YES	NO
B121	S968-S975	1111001XXX	YES	YES	NO
B122	S976-S983	1111010XXX	YES	YES	NO
B123	S984-S991	1111011XXX	YES	YES	NO
B124	S992-S999	1111100XXX	YES	YES	NO
B125	S1000-S1007	1111101XXX	YES	YES	NO
B126	S1008-S1015	1111110XXX	YES	YES	NO
B127	S1016-S1023	1111111XXX	YES	YES	NO
SST38VF6	404				
Block <sup>1,2</sup>	Sectors <sup>3</sup>	Address A <sub>21</sub> -A <sub>12</sub> <sup>4</sup>	VPB <sup>5</sup>	NVPB <sup>5</sup>	WP# <sup>7</sup>
B0	S0-S7	0000000XXX	YES	YES	NO
B1	S8-S15	0000001XXX	YES	YES	NO
B2	S16-S23	0000010XXX	YES	YES	NO
B3	S24-S31	0000011XXX	YES	YES	NO
B4	S32-S39	0000100XXX	YES	YES	NO
B5	S40-S47	0000101XXX	YES	YES	NO
B6	S48-S55	0000110XXX	YES	YES	NO
B7	S56-S63	0000111XXX	YES	YES	NO
B8 - B119 fo	llow the same patte	rn			
B120	S960-S967	1111000XXX	YES	YES	NO
B121	S968-S975	1111001XXX	YES	YES	NO
B122	S976-S983	1111010XXX	YES	YES	NO
B123	S984-S991	1111011XXX	YES	YES	NO
B124	S992-S999	1111100XXX	YES	YES	NO



**Data Sheet** 

Table 3: SST38VF6403and SST38VF6404 Memory Maps (Continued) (2 of 2)

			• • •	•	-
B125	S1000-S1007	1111101XXX	YES	YES	NO
B126	S1008-S1015	1111110XXX	YES	YES	NO
Block <sup>1,2</sup>	Sectors <sup>3</sup>	Address A <sub>21</sub> -A <sub>12</sub> <sup>4</sup>	VPB <sup>5</sup>	NVPB <sup>5</sup>	WP# <sup>7</sup>
B127 <sup>5, 7</sup>	S1016	1111111000	YES	YES	NO
	S1017	1111111001	YES	YES	NO
	S1018	1111111010	YES	YES	NO
	S1019	1111111011	YES	YES	NO
	S1020	1111111100	YES	YES	NO
	S1021	1111111101	YES	YES	NO
	S1022	1111111110	YES	YES	YES
	S1023	1111111111	YES	YES	YES

T3.0 25015

- 1. Each block, B0-B127 is 32KWord.
- 2. Each block consists of eight sectors.
- 3. Each sector, S0-S1023 is 4KWord.
- 4. X = 0 or 1. Block Address (BA) =  $A_{21}$   $A_{15}$ ; Sector Address (SA) =  $A_{21}$   $A_{12}$
- Each block has an associated VPB and NVPB, except for some blocks in SST39VF6403 and SST39VF6404.
   In SST39VF6403, Block B0 does not have a single VPB or NVPB for all 32 KWords. Instead, each sector (4 KWord) in Block B0 has its own VPB and NVPB.
  - In SST39VF6404, Block B127 does not have a single VPB or NVPB for all 32 KWords. Instead, each sector (4 KWord) in Block B127 has its own VPB and NVPB.
- 6. The 8KWord boot block consists of S0 and S1 in Block B0.
- 7. The 8KWord boot block consists of S1022 and S1023 in Block B127.



**Data Sheet** 

### **Device Operation**

The memory operations functions of these devices are initiated using commands written to the device using standard microprocessor Write sequences. A command is written by asserting WE# low while keeping CE# low. The address bus is latched on the falling edge of WE# or CE#, whichever occurs last. The data bus is latched on the rising edge of WE# or CE#, whichever occurs first.

The SST38VF6401/6402/6403/6404 also have the Auto Low Power mode which puts the device in a near-standby mode after data has been accessed with a valid Read operation. This reduces the  $I_{DD}$  active read current from typically 4 mA to typically 3  $\mu$ A. The Auto Low Power mode reduces the typical  $I_{DD}$  active read current to the range of 2 mA/MHz of Read cycle time. The device requires no access time to exit the Auto Low Power mode after any address transition or control signal transition used to initiate another Read cycle. The device does not enter Auto-Low Power mode after power-up with CE# held steadily low, until the first address transition or CE# is driven high.

#### Read

The Read operation of the SST38VF6401/6402/6403/6404 is controlled by CE# and OE#, both of which have to be low for the system to obtain data from the outputs. CE# is used for device selection. When CE# is high, the chip is deselected and only standby power is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when either CE# or OE# is high. Refer to Figure 5, the Read cycle timing diagram, for further details.

#### Page Read

The Page Read operation utilizes an asynchronous method that enables the system to read data from the SST38VF6401/6402/6403/6404 at a faster rate. This operation allows users to read a four-word page of data at an average speed of 41.25 ns per word.

In Page Read, the initial word read from the page requires  $T_{ACC}$  to be valid, while the remaining three words in the page require only  $T_{PACC}$ . All four words in the page have the same address bits,  $A_{21}$ - $A_{2}$ , which are used to select the page. Address bits  $A_{1}$  and  $A_{0}$  are toggled, in any order, to read the words within the page.

The Page Read operation of the SST38VF6401/6402/6403/6404 is controlled by CE# and OE#. Both CE# and OE# must be low for the system to obtain data from the output pins. CE# controls device selection. When CE# is high, the chip is deselected and only standby power is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when either CE# or OE# is high. Refer to Figure 6, the Page Read cycle timing diagram, for further details.

### **Word-Program Operation**

The SST38VF6401/6402/6403/6404 can be programmed on a word-by-word basis. Before programming, the sector where the word exists must be fully erased. The Program operation is accomplished in three steps. The first step is the three-byte load sequence for Software Data Protection. The second step is to load word address and word data. During the Word-Program operation, the addresses are latched on the falling edge of either CE# or WE#, whichever occurs last. The data is latched on the rising edge of either CE# or WE#, whichever occurs first. The third step is the internal Program operation which is initiated after the rising edge of the fourth WE# or CE#, whichever occurs first. The Program operation, once initiated, will be completed within 10 µs. See Figures 7 and 8 for WE# and CE# controlled Program operation timing diagrams and Figure 24 for flowcharts.



Data Sheet

During the Program operation, the only valid reads are Data# Polling, Toggle Bits, and RY/BY#. During the internal Program operation, the host is free to perform additional tasks. Any commands issued during the internal Program operation are ignored. During the command sequence, WP# should be statically held high or low.

When programming more than a few words, SST recommends Write-Buffer Programming.

### **Write-Buffer Programming**

The SST38VF6401/6402/6403/6404 offer Write-Buffer Programming, a feature that enables faster effective word programming. To use this feature, write up to 16 words with the Write-to-Buffer command, then use the Program Buffer-to-Flash command to program the Write-Buffer to memory.

The Write-to-Buffer command consists of between 5 and 20 write cycles. The total number of write cycles in the Write-to-Buffer command sequence is equal to the number of words to be written to the buffer plus four.

The first three cycles in the command sequence tell the device that a Write-to-Buffer operation will begin.

The fourth cycle tells the device the number of words to be written into the buffer and the block address of these words. Specifically, the write cycle consists of a block address and a data value called the Word Count (WC), which is the number of words to be written to the buffer minus one. If the WC is greater than 15, the maximum buffer size minus 1, then the operation aborts.

For the fifth cycle, and all subsequent cycles of the Write-to-Buffer command, the command sequence consists of the addresses and data of the words to be written into the buffer. All of these cycles must have the same  $A_{21}$  -  $A_4$  address, otherwise the operation aborts. The number of Write cycles required is equal to the number of words to be written into the Write-Buffer, which is equal to WC plus one. The correct number of Write cycles must be issued or the operation will abort. Each Write cycle decrements the Write-Buffer counter, even if two or more of the Write cycles have identical address values. Only the final data loaded for each buffer location is held in the Write-Buffer.

Once the Write-to-Buffer command sequence is completed, the Program Buffer-to-Flash command should be issued to program the Write-Buffer contents to the specified block in memory. The block address (i.e.  $A_{21}$  -  $A_{15}$ ) in this command must match the block address in the 4th write cycle of the Write-to-Buffer command or the operation aborts. See Table 11 for details on Write-to-Buffer and Program-Buffer-to-Flash commands.

While issuing these command sequences, the Write-Buffer Programming Abort detection bit (DQ1) indicates if the operation has aborted. There are several cases in which the device can abort:

- In the fourth write cycle of the Write-to-Buffer command, if the WC is greater than 15, the operation aborts.
- In the fifth and all subsequent cycles of the Write-to-Buffer command, if the address values, A<sub>21</sub> A<sub>4</sub>, are not identical, the operation aborts.
- If the number of write cycles between the fifth to the last cycle of the Write-to-Buffer command is greater than WC +1, the operation aborts.
- After completing the Write-to-Buffer command sequence, issuing any command other than the Program Buffer-to-Flash command, aborts the operation.
- Loading a block address, i.e. A<sub>21</sub>-A<sub>15</sub>, in the Program Buffer-to-Flash command that does not match the block address used in the Write-to-Buffer command aborts the operation.



Data Sheet

If the Write-to-Buffer or Program Buffer-to-Flash operation aborts, then  $DQ_1 = 1$  and the device enters Write-Buffer-Abort mode. To execute another operation, a Write-to-Buffer Abort-Reset command must be issued to clear  $DQ_1$  and return the device to standard read mode.

After the Write-to-Buffer and Program Buffer-to-Flash commands are successfully issued, the programming operation can be monitored using Data# Polling, Toggle Bits, and RY/BY#.

### **Sector/Block-Erase Operations**

The Sector-Erase and Block-Erase operations allow the system to erase the device on a sector-by-sector, or block-by-block, basis. The SST38VF6401/6402/6403/6404 offer both Sector-Erase and Block-Erase modes.

The Sector-Erase architecture is based on a sector size of 4 KWords. The Sector-Erase command can erase any 4 KWord sector (S0 - S1023).

The Block-Erase architecture is based on block size of 32 KWords. In SST38VF6401 and SST38VF6402 devices, the Block-Erase command can erase any 32KWord Block (B0-B127). For the non-uniform boot block devices, SST38VF6403 and SST38VF6404, the Block-Erase command can erase any 32 KWord block except the block that contains the boot area. In the boot area, Block-Erase behaves like Sector-Erase, and only erases a 4KWord sector. For the SST38VF6403 device, a Block-Erase executed on the Boot Block (B0), will result in the device erasing a 4KWord sector in B0 located at  $A_{21}$ - $A_{12}$ . For the SST38VF6404 device, a Block-Erase executed on the Boot Block (B127), will result in the device erasing a 4KWord sector in B127 located at  $A_{21}$ - $A_{12}$ .

The Sector-Erase operation is initiated by executing a six-byte command sequence with Sector-Erase command (50H) and sector address (SA) in the last bus cycle. The Block-Erase operation is initiated by executing a six-byte command sequence with Block-Erase command (30H) and block address (BA) in the last bus cycle. The sector or block address is latched on the falling edge of the sixth WE# pulse, while the command (50H or 30H) is latched on the rising edge of the sixth WE# pulse. The internal Erase operation begins after the sixth WE# pulse. The End-of-Erase operation can be determined using either Data# Polling or Toggle Bit methods. The RY/BY# pin can also be used to monitor the erase operation. For more information, see Figures 14 and 15 for timing waveforms and Figure 29 for the flowchart.

Any commands, other than Erase-Suspend, issued during the Sector- or Block-Erase operation are ignored. Any attempt to Sector- or Block-Erase memory inside a block protected by Volatile Block Protection, Non-Volatile Block Protection, or WP# (low) will be ignored. During the command sequence, WP# should be statically held high or low.

### **Erase-Suspend/Erase-Resume Commands**

The Erase-Suspend operation temporarily suspends a Sector- or Block-Erase operation thus allowing data to be read or programmed into any sector or block that is not engaged in an Erase operation. The operation is executed with a one-byte command sequence with Erase-Suspend command (B0H). The device automatically enters read mode within 20  $\mu$ s (max) after the Erase-Suspend command had been issued. Valid data can be read, using a Read or Page Read operation, from any sector or block that is not being erased. Reading at an address location within Erase-Suspended sectors or blocks will output DQ<sub>2</sub> toggling and DQ<sub>6</sub> at '1'. While in Erase-Suspend, a Word-Program or Write-Buffer Programming operation is allowed anywhere except the sector or block selected for Erase-Suspend.



Data Sheet

To resume a suspended Sector-Erase or Block-Erase operation, the system must issue the Erase-Resume command. The operation is executed by issuing one byte command sequence with Erase-Resume command (30H) at any address in the last Byte sequence.

When an erase operation is suspended, or re-suspended, after resume the cumulative time needed for the erase operation to complete is greater than the erase time of a non-suspended erase operation. If the hold time from Erase-Resume to the next Erase- Suspend operation is less than 200µs, the accumulative erase time can become very long Therefore, after issuing an Erase-Resume command, the system must wait at least 200µs before issuing another Erase-Suspend command. The Erase-Resume command will be ignored until any program operations initiated during Erase-Suspend are complete.

Bypass mode can be entered while in Erase-Suspend, but only Bypass Word-Program is available for those sectors or blocks that are not suspended. Bypass Sector-Erase, Bypass Block-Erase, and Bypass Chip-Erase, Erase-Suspend, and Erase-Resume are not available. In order to resume an Erase operation, the Bypass mode must be exited before issuing Erase-Resume. For more information about Bypass mode, see "Bypass Mode" on page 17.

### **Chip-Erase Operation**

The SST38VF6401/6402/6403/6404 devices provide a Chip-Erase operation, which erases the entire memory array to the '1' state. This operation is useful when the entire device must be quickly erased.

The Chip-Erase operation is initiated by executing a six-byte command sequence with Chip-Erase command (10H) at address 555H in the last byte sequence. The Erase operation begins with the rising edge of the sixth WE# or CE#, whichever occurs first. During the Erase operation, the only valid reads are Toggle Bit, Data# Polling, or RY/BY#. See Table 11 for the command sequence, Figure 13 for timing diagram, and Figure 29 for the flowchart. Any commands issued during the Chip-Erase operation are ignored. If WP# is low, or any VPBs or NVPBs are in the protect state, any attempt to execute a Chip-Erase operation is ignored. During the command sequence, WP# should be statically held high or low.

### **Write Operation Status Detection**

To optimize the system Write cycle time, the SST38VF6401/6402/6403/6404 provide two software means to detect the completion of a Write (Program or Erase) cycle The software detection includes two status bits: Data# Polling ( $DQ_7$ ) and Toggle Bit ( $DQ_6$ ). The End-of-Write detection mode is enabled after the rising edge of WE#, which initiates the internal Program or Erase operation.

The actual completion of the nonvolatile write is asynchronous with the system. Therefore, Data# Polling or Toggle Bit maybe be read concurrent with the completion of the write cycle. If this occurs, the system may possibly get an incorrect result from the status detection process. For example, valid data may appear to conflict with either  $DQ_7$  or  $DQ_6$ . To prevent false results, upon detection of failures, the software routine should loop to read the accessed location an additional two times. If both reads are valid, then the device has completed the Write cycle, otherwise the failure is valid.

For the Write-Buffer Programming feature,  $DQ_1$  informs the user if either the Write-to-Buffer or Program Buffer-to-Flash operation aborts. If either operation aborts, then  $DQ_1 = 1$ .  $DQ_1$  must be cleared to '0' by issuing the Write-to-Buffer Abort Reset command.

The SST38VF6401/6402/6403/6404 also provide a RY/BY# signal. This signal indicates the status of a Program or Erase operation.



Data Sheet

If a Program or Erase operation is attempted on a protected sector or block, the operation will abort. After the device initiates an abort, the corresponding Write Operation Status Detection Bits will stay active for approximately 200ns (program or erase) before the device returns to read mode.

For the status of these bits during a Write operation, see Table 4.

#### Data# Polling (DQ<sub>7</sub>)

When the SST38VF6401/6402/6403/6404 are in an internal Program operation, any attempt to read DQ $_7$  will produce the complement of true data. For a Program Buffer-to-Flash operation, DQ7 is the complement of the last word loaded in the Write-Buffer using the Write-to-Buffer command. Once the Program operation is completed, DQ $_7$  will produce valid data. Note that even though DQ $_7$  may have valid data immediately following the completion of an internal Write operation, the remaining data outputs may still be invalid. Valid data on the entire data bus will appear in subsequent successive Read cycles after an interval of 1  $\mu$ s.

During an internal Erase operation, any attempt to read  $DQ_7$  will produce a '0'. Once the internal Erase operation is completed,  $DQ_7$  will produce a '1'. The Data# Polling is valid after the rising edge of fourth WE# (or CE#) pulse for Program operation. For Sector-, Block- or Chip-Erase, the Data# Polling is valid after the rising edge of sixth WE# (or CE#) pulse. See Figure 11 for Data# Polling timing diagram and Figure 26 for a flowchart.

### Toggle Bits (DQ<sub>6</sub> and DQ<sub>2</sub>)

During the internal Program or Erase operation, any consecutive attempts to read  $DQ_6$  will produce alternating '1's and '0's, i.e., toggling between '1' and '0'. When the internal Program or Erase operation is completed, the  $DQ_6$  bit will stop toggling, and the device is then ready for the next operation. For Sector-, Block-, or Chip-Erase, the toggle bit  $(DQ_6)$  is valid after the rising edge of sixth WE# (or CE#) pulse.  $DQ_6$  will be set to '1' if a Read operation is attempted on an Erase-Suspended Sector or Block. If Program operation is initiated in a sector/block not selected in Erase-Suspend mode,  $DQ_6$  will toggle.

An additional Toggle Bit is available on  $DQ_2$ , which can be used in conjunction with  $DQ_6$  to check whether a particular sector or block is being actively erased or erase-suspended. Table 4 shows detailed bit status information. The Toggle Bit ( $DQ_2$ ) is valid after the rising edge of the last WE# (or CE#) pulse of Write operation. See Figure 12 for Toggle Bit timing diagram and Figure 26 for a flow-chart.

#### $DQ_1$

If an operation aborts during a Write-to-Buffer or Program Buffer-to-Flash operation,  $DQ_1$  is set to '1'. To reset  $DQ_1$  to '0', issue the Write-to-Buffer Abort Reset command to exit the abort state. A power-off/power-on cycle or a Hardware Reset (RST# = 0) will also clear  $DQ_1$ .



**Data Sheet** 

#### RY/BY#

The RY/BY# pin can be used to determine the status of a Program or Erase operation. The RY/BY# pin is valid after the rising edge of the final WE# pulse in the command sequence. If RY/BY# = 0, then the device is actively programming or erasing. If RY/BY# = 1, the device is in Read mode. The RY/BY# pin is an open drain output pin. This means several RY/BY# can be tied together with a pull-up resistor to  $V_{DD.}$ .

Table 4: Write Operation Status

Status		DQ <sub>7</sub> <sup>1</sup>	DQ <sub>6</sub>	DQ <sub>2</sub> <sup>1</sup>	DQ <sub>1</sub>	RY/BY# <sup>2</sup>
Normal	Standard Program	DQ <sub>7</sub> #	Toggle	No Toggle	0	0
Operation	Standard Erase	0	Toggle	Toggle	N/A	0
Erase-Suspend Mode	Read from Erase-Suspended Sector/Block	1	No toggle	Toggle	N/A	1
	Read from Non- Erase- Suspended Sector/Block	Data	Data	Data	Data	1
	Program	DQ <sub>7</sub> #	Toggle	N/A	N/A	0
Program Buffer-to-Flash	Busy	DQ <sub>7</sub> # <sup>3</sup>	Toggle	N/A	0	0
	Abort	DQ <sub>7</sub> # <sup>3</sup>	Toggle	N/A	1	0

T4.0 25015

- 1. DQ<sub>7</sub> and DQ<sub>2</sub> require a valid address when reading status information.
- 2. RY/BY# is an open drain pin. RY/BY# is high in Read mode, and Read in Erase-Suspend mode.
- 3. During a Program Buffer-to-Flash operation, the datum on the DQ<sub>7</sub> pin is the complement of DQ<sub>7</sub> of the last word loaded in the Write-Buffer using the Write-to-Buffer command.

#### **Data Protection**

The SST38VF6401/6402/6403/6404 provide both hardware and software features to protect nonvolatile data from inadvertent writes.

#### **Hardware Data Protection**

Noise/Glitch Protection: A WE# or CE# pulse of less than 5 ns will not initiate a write cycle.

V<sub>DD</sub> Power Up/Down Detection: The Write operation is inhibited when V<sub>DD</sub> is less than 1.5V.

Write Inhibit Mode: Forcing OE# low, CE# high, or WE# high will inhibit the Write operation. This prevents inadvertent writes during power-up or power-down.



**Data Sheet** 

#### **Hardware Block Protection**

The SST38VF6402 and SST39VF6404 devices support top hardware block protection, which protects the top boot block of the device. For SST38VF6402, the boot block consists of the top 32 KWord block, and for SST39VF6404 the boot block consists of the top two 4 KWord sectors (8 KWord total).

The SST38VF6401 and SST38VF6403 devices support bottom hardware block protection, which protects the bottom boot block of the device. For SST38VF6401, the boot block consists of the bottom 32 KWord block, and for SST39VF6403 the Boot Block consists of the bottom two 4 KWord sectors (8 KWord total). The boot block addresses are described in Table 5.

**Table 5:** Boot Block Address Ranges

Product	Size	Address Range
Bottom Boot Uniform		
SST38VF6401	32 KW	000000H-007FFFH
Top Boot Uniform		
SST38VF6402	32 KW	3F8000H-3FFFFFH
Bottom Boot Non-Uniform		
SST38VF6403	8 KW	000000H-001FFFH
Top Boot Non-Uniform		
SST38VF6404	8 KW	3FE000H-3FFFFFH

T5 0 25015

Program and Erase operations are prevented on the Boot Block when WP# is low. If WP# is left floating, it is internally held high via a pull-up resistor. When WP# is high, the Boot Block is unprotected, which allows Program and Erase operations on that area.

#### **Hardware Reset (RST#)**

The RST# pin provides a hardware method of resetting the device to read array data. When the RST# pin is held low for at least T<sub>RP</sub>, any in-progress operation will terminate and return to Read mode. When no internal Program/Erase operation is in progress, a minimum period of T<sub>RHB</sub> is required after RST# is driven high before a valid Read can take place. See Figure 20 for more information.

The interrupted Erase or Program operation must be re-initiated after the device resumes normal operation mode to ensure data integrity.

#### **Software Data Protection (SDP)**

The SST38VF6401/6402/6403/6404 devices implement the JEDEC approved Software Data Protection (SDP) scheme for all data alteration operations, such as Program and Erase. These devices are shipped with the Software Data Protection permanently enabled. See Table 11 for the specific software command codes.

All Program operations require the inclusion of the three-byte sequence. The three-byte load sequence is used to initiate the Program operation, providing optimal protection from inadvertent Write operations. SDP for Erase operations is similar to Program, but a six-byte load sequence is required for Erase operations.

During SDP command sequence, invalid commands will abort the device to read mode within T<sub>RC</sub>. The contents of DQ<sub>15</sub>-DQ<sub>8</sub> can be V<sub>IL</sub> or V<sub>IH</sub>, but no other value, during any SDP command sequence.



**Data Sheet** 

The SST38VF6401/6402/6403/6404 devices provide Bypass Mode, which allows for reduced Program and Erase command sequence lengths. In this mode, the SDP portion of Program and Erase command sequences are omitted. See "Bypass Mode" on page 17. for further details.

### **Common Flash Memory Interface (CFI)**

The SST38VF6401/6402/6403/6404 contain Common Flash Memory Interface (CFI) information that describes the characteristics of the device. In order to enter the CFI Query mode, the system can either write a one-byte sequence using a standard CFI Query Entry command, or a three-bye sequence using the SST CFI Query Entry command. A comparison of these two commands is shown in Table 11. Once the device enters the CFI Query mode, the system can read CFI data at the addresses given in Tables 13 through 16.

The system must write the CFI Exit command to return to Read mode. Note that the CFI Exit command is ignored during an internal Program or Erase operation. See Table 11 for software command codes, Figures 17 and 18 for timing waveform, and Figures 27 and 28 for flowcharts.

#### **Product Identification**

The Product Identification mode identifies the devices as the SST38VF6401, SST38VF6402, SST38VF6403, or SST38VF6404, and the manufacturer as SST. See Table 6 for specific address and data information. Product Identification mode is accessed through software operations. The software Product Identification operations identify the part, and can be useful when using multiple manufacturers in the same socket. For details, see Table 11 for software operation, Figure 16 for the software ID Entry and Read timing diagram, and Figure 27 for the software ID Entry command sequence flowchart.

Table 6: Product Identification

	Address	Data
Manufacturer's ID	0000H	BFH
Device ID		
SST38VF6401	0001H	536B
SST38VF6402	0001H	536A
SST38VF6403	0001H	536D
SST38VF6404	0001H	536C

T6.0 25015

While in Product Identification mode, the Read Block Protection Status command determines if a block is protected. The status returned indicates if the block has been protected, but does not differentiate between Volatile Block Protection and Non-Volatile Block Protection. See Table 11 for further details.

The Read-Irreversible Block-Lock Status command indicates if the Irreversible Block Command has been issued. If  $DQ_0 = 0$ , then the Irreversible Lock command has been previously issued.

In order to return to the standard Read mode, the software Product Identification mode must be exited. The exit is accomplished by issuing the software ID Exit command sequence, which returns the device to the Read mode. See Table 11 for software command codes, Figure 18 for timing waveform, and Figures 27 and 28 for flowcharts.



**Data Sheet** 

### **Security ID**

The SST38VF6401/6402/6403/6404 devices offer a Security ID feature. The Secure ID space is divided into two segments — one factory programmed 128 bit segment and one user programmable 256 word segment. See Table 7 for address information. The first segment is programmed and locked at SST and contains a 128 bit Unique ID which uniquely identifies the device. The user segment is left un-programmed for the customer to program as desired.

Table 7: Address Range for Sec ID

	Size	Address
SST Unique ID	128 bits	000H – 007H
User	256 W	100H – 1FFH

T7.1 25015

The user segment of the Security ID can be programmed in several ways. For smaller datasets, use the Security ID Word-Program command for word-programming. To program larger sets of data more quickly, use the SEC ID Entry command to enter the Secure ID space. Once in the Secure ID space, use the Write-Buffer Programming or Bypass Mode feature. Note that the Word-Programming command can also be used while in this mode.

To detect end-of-write for the SEC ID, read the toggle bits. Do not use Data# Polling to detect end of Write. Once the programming is complete, lock the Sec ID by issuing the User Sec ID Program Lock-Out command or by programming bit '0' in the PSR with the PSR Program command. Locking the Sec ID disables any corruption of this space. Note that regardless of whether or not the Sec ID is locked, the Sec ID segments can not be erased.

The Secure ID space can be queried by executing a three-byte command sequence with Enter Sec ID command (88H) at address 555H in the last byte sequence. To exit this mode, the Exit Sec ID command should be executed. Refer to Table 11 for software commands and Figures 27 and 28 for flow charts.

### **Bypass Mode**

Bypass mode shortens the time needed to issue program and erase commands by reducing these commands to two write cycles each. After using the Bypass Entry command to enter the Bypass mode, only the Bypass Word-Program, Bypass Sector Erase, Bypass Block Erase, Bypass Chip Erase, Erase-Suspend, and Erase-Resume commands are available. The Bypass Exit command exits Bypass mode. See Table 11 for further details.

Entering Bypass Mode while already in Erase-Suspend limits the available commands. See "Erase-Suspend/Erase-Resume Commands" on page 11. for more information.



Data Sheet

### **Protection Settings Register (PSR)**

The Protection Settings Register (PSR) is a user-programmable register that allows for further customization of the SST38VF6401/6402/6403/6404 protection features. The 16-bit PSR provides four One Time Programmable (OTP) bits for users, each of which can be programmed individually. However, once an OTP bit is programmed to '0', the value cannot be changed back to a '1'. The other 12 bits of the PSR are reserved. See Table 8 for the definition of all 16-bits of the PSR.

Table 8: PSR Bit Definitions

Bit	Default from Factory	Definition
DQ <sub>15</sub> -DQ <sub>5</sub>	FFFh	Reserved
DQ <sub>4</sub>	1	VPB power-up / hardware reset state 0 = all protected 1 = all unprotected
DQ <sub>3</sub>	1	Reserved
DQ <sub>2</sub>	1	Password mode 0 = Password only mode 1 = Pass-Through mode
DQ <sub>1</sub>	1	Pass-Through mode 0 = Pass-Through only mode 1 = Pass-Through mode
DQ <sub>0</sub>	1	SEC ID Lock Out Bit 0 = locked 1 = unlocked

T8.0 25015

Note that  $DQ_4$ ,  $DQ_2$ ,  $DQ_1$ ,  $DQ_0$  do not have to be programmed at the same time. In addition,  $DQ_2$  and  $DQ_1$  cannot both be programmed to '0'. The valid combinations of states of  $DQ_2$  and  $DQ_1$  are shown in Table 9.

Table 9: Valid DQ<sub>2</sub> and DQ<sub>1</sub> Combinations

Combination	Definition
$DQ_2$ , $DQ_1 = 11$	Pass-Through mode (factory default)
$DQ_{2}$ , $DQ_{1} = 10$	Pass-Through only mode
$DQ_2$ , $DQ_1 = 01$	Password only mode
DQ <sub>2</sub> , DQ <sub>1</sub> = 00	Not Allowed

T9.0 25015

The PSR can be accessed by issuing the PSR Entry command. Users can then use the PSR Program and PSR Read commands. The PSR Exit command must be issued to leave this mode. See Table 11 for further details.



**Data Sheet** 

#### Individual Block Protection

The SST38VF6401/6402/6403/6404 provide two methods for Individual Block protection: Volatile Block Protection and Non-Volatile Block Protection. Data in protected blocks cannot be altered.

#### Volatile Block Protection

The Volatile Block Protection feature provides a faster method than Non-Volatile Protection to protect and unprotect 32 KWord blocks. Each block has it's own Volatile Protection Bit (VPB). In the SST38VF6401/2, the 32 KWord boot block also has a VPB. In the SST38VF6403/4 devices, each of the two 4 KWord sectors in the 8 KWord boot area has it's own VPB.

After using the Volatile Block Protection Mode Entry command to enter the Volatile Block Protection mode, individual VPBs can be set or reset with VPB Set/Clear, or be read with VPB Status Read. If the VPB is '0', then the block is protected from Program and Erase. If the VPB is '1', then the block is unprotected. The Volatile Block Protection Exit command must be issued to exit Volatile Block Protection mode. See Table 11 for further details on the commands and Figure 31 for a flow chart.

If the device experiences a hardware reset or a power cycle, all the VPBs return to their default state as determined by user-programmable bit  $DQ_4$  in the PSR. If  $DQ_4$  is '0', then all VPBs default to '0' (protected). If  $DQ_4$  is '1', then all VPBs default to '1' (unprotected).

#### **Non-Volatile Block Protection**

The Non-Volatile Block Protection feature provides protection to individual blocks using Non-Volatile Protection Bits (NVPBs). Each block has it's own Non-Volatile Protection Bit. In the SST38VF6401/2, the 32 KWord boot block also has a it's own NVPB. In the SST38VF6403/4, each 4 KWord sector in the 8KWord boot area has it's own NVPB. All NVPBs come from the factory set to '1', the unprotected state.

Use the Non-Volatile Block Protection Mode Entry command to enter the Non-Volatile Block Protection mode. Once in this mode, the NVPB Program command can be used to protect individual blocks by setting individual NVPBs to '0'. The time needed to program an NVPB is two times  $T_{BP}$ , which is a maximum of 20 $\mu$ s. The NVPB Status Read command can be used to check the protection state of an individual NVPB.

To change an NVPB to '1', the unprotected state, the NVPB must be erased using NVPBs Erase command. This command erases all NVPBs to '1'. NVPB Program should be used to set the NVPBs of any blocks that are to be protected before exiting the Non-Volatile Block Protection mode. See Table 11 and Figure 32 for further details.

Upon a power cycle or hardware reset, the NVPBs retain their states. Memory areas that are protected using Non-Volatile Block Protection remain protected. The NVPB Program and NVPBs Erase commands are permanently disabled once the Irreversible Block Lock command is issued. See "Irreversible Block Locking" on page 22 for further information.



**Data Sheet** 

#### **Advanced Protection**

The SST38VF6401/6402/6403/6404 provide Advanced Protection features that allow users to implement conditional access to the NVPBs. Specifically, Advanced Protection uses the Global Lock Bit to protect the NVPBs. If the Global Lock bit is '0' then all the NVPBs states are frozen and cannot be modified in any mode. If the Global Lock bit is '1', then all the NVPBs can be modified in Non-Volatile Block Protection mode. After using the Global Lock of NVPBs Entry command to enter the Global Lock of NVPBs mode, the Global Lock Bit can be activated by issuing a Set Global Lock Bit command, which sets the Global Lock Bit to '0'. The Global Lock bit cannot be set to '1' with this command. The status of the bit can be read with the Global Lock Bit Status command. Use the Global Lock of NVPBs Exit command to exit Global Lock of NVPBs mode. See Table 11 and Figure 33 for further details.

The steps used to change the Global Lock Bit from '0' to'1,' to allow access to the NVPBs, depend on whether the device has been set to use Pass-Through or Password mode. When using Advanced Protection, select either Pass-Through only mode or Password only mode by programming the  $DQ_2$  and  $DQ_1$  bits in the PSR. Although the factory default is Pass-Through mode ( $DQ_2 = 1$ ,  $DQ_1 = 1$ ), the user should explicitly chose either Pass-Through only mode ( $DQ_2 = 1$ ,  $DQ_1 = 0$ ), or Password only mode ( $DQ_2 = 0$ ,  $DQ_1 = 1$ ). Keeping the SST38VF6401/6402/6403/6404 in the factory default Pass-Through mode leaves the device open to unauthorized changes of  $DQ_2$  and  $DQ_1$  in the PSR. See "Protection Settings Register (PSR)" on page 18. for more information about the PSR.

#### Pass-Through Mode (DQ<sub>2</sub>, DQ<sub>1</sub> = 1,0)

The Pass-Through Mode allows the Global Lock Bit state to be cleared to '1' by a power-down power-up sequence or a hardware reset (RST# pin = 0). No password is required in Pass-Through mode.

To set the Global Lock Bit to '0', use the Set Global Lock Bit command while in the Global Lock of NVPBs mode. Select the Pass-Through only mode by programming PSR bit  $DQ_2 = 1$  and  $DQ_1 = 0$ .

### Password Mode (DQ<sub>2</sub>, DQ<sub>1</sub> = 0.1)

In the Password Mode, the Global Lock Bit is set to '0' by the Set Global Lock Bit command, a power-down power-up sequence, or a hardware reset (RST# pin = 0). Select the Password only mode by programming PSR bit  $DQ_2 = 0$  and  $DQ_1 = 1$ . Note that when the PSR Program command is issued in Password mode, the Global Lock bit is automatically set to '0'.

In contrast to the Pass-Through Mode, in the Password mode, the only way to clear the Global Lock Bit to '1' is to submit the correct 64-bit password using the Submit Password command in Password Commands Mode. The words of the password can be submitted in any order as long as each 16 bit section of the password is matched with its correct address. After the entire 64 bit password is submitted, the device takes approximately 2  $\mu$ s to verify the password. A subsequent Submit Password command cannot be issued until this verification time has elapsed.

The 64-bit password must be chosen by the user before programming the  $DQ_2$  and  $DQ_1$  OTP bits of the PSR to choose Password Mode. The default 64 bit password on the device from the factory is FFFFFFFFFFFFF.

Enter the Password Commands mode by issuing the Password Commands Entry command. Then, use the Password Program command to program the desired password. Use caution when programming the password because there is no method to reset the password to FFFFFFFFFFFFFF. Once a password bit has been set to '0', it cannot be changed back to '1'. See Table 11 for further details about Password-related commands.



Data Sheet

The password can be read using the Password Read command to verify the desired password has been programmed. SST recommends testing the password before permanently choosing Password Mode.

To test the password, do the following:

- 1. Enter the Global Lock of NVPBs mode.
- 2. Set the Global Lock Bit to '0', and verify the value.
- 3. Exit the Global Lock of NVPBs mode.
- 4. Enter the Password Commands mode.
- 5. Submit the 64-bit password with the Submit Password command.
- 6. Wait 2 µs for the device to verify the password.
- 7. Exit the Password Commands mode.
- 8. Re-enter the Global Lock of NVPBs mode
- 9. Read the Global Lock Bit with the Global Lock Bit Status Read command. The Global Lock bit should now be '1'.

After verifying the password, program the  $DQ_2$  and  $DQ_1$  OTP bits of the PSR to explicitly choose Password mode. Once the Password mode has been selected, the Password Read and Password Program commands are permanently disabled. There is no longer any method for reading or modifying the password. In addition, SST is unable to read or modify the password. If a Password Read command is issued while in Password mode, the data presented for each word of the password is FFFFh.

If the Password Mode is not explicitly chosen in the PSR, then the password can still be read and modified. Therefore, SST strongly recommends that users explicitly choose Password Mode in the PSR.



**Data Sheet** 

#### Irreversible Block Locking

The SST38VF6401/6402/6403/6404 provides Irreversible Block Locking, a feature that allows users to customize the size of Read-Only Memory (ROM) on the device and provides more flexibility than One-Time Programmable (OTP) memory.

Applying Irreversible Block Locking turns user-selected memory areas into ROM by permanently disabling Program and Erase operations to these chosen areas. Any area that becomes ROM cannot be changed back to Flash.

Any memory blocks in the main memory, including boot blocks, can be irreversibly locked. In non-uniform boot block devices (SST38VF6403 and SST38VF6404) each 4 KW sector in the boot area can be irreversibly locked. If desired, all blocks in the main memory can be irreversibly locked.

To use Irreversible Block Locking do the following:

- 1. Global Lock Bit should be '1'. The Irreversible Block Lock command is disabled when Global Lock Bit is '0'.
- 2. Enter the Non-Volatile Block Protection mode.
- Use the NVPB Program command to protect only the blocks that are to be changed into ROM.
- 4. Exit the Non-Volatile Block Protection mode.
- 5. Issue the Irreversible Block Lock command (see Table 11 for details).

The Irreversible Block Lock command can only be used once. Issuing the command after the first time has no effect on the device.

**Important:** Once the Irreversible Block Lock command is used, the state of the NVPBs can no longer be changed or overridden. Therefore, the following features no longer have any effect on the device:

- Global Lock of NVPBs feature
- Password feature
- NVPB Program command
- NVPB Erase command
- DQ2 and DQ1 of PSR

In addition, WP# has no effect on any memory in the boot block area that has been irreversibly locked.

To verify whether the Irreversible Block Lock command has already been issued, enter the Product ID mode and read address 5FEH. If  $DQ_0 = 0$ , then Irreversible Block Lock has already been executed. When using this feature to determine if a specific block is ROM, use the NVPB Status Read.



**Data Sheet** 

## **Operations**

Table 10:Operation Modes Selection

Mode	CE#	OE#	WE#	RST#	WP#	DQ	Address
Read	$V_{IL}$	$V_{IL}$	$V_{IH}$	Н	Х	D <sub>OUT</sub>	A <sub>IN</sub>
Program	$V_{IL}$	V <sub>IH</sub>	$V_{IL}$	Н	V <sub>IL</sub> /V <sub>IH</sub> <sup>1</sup>	D <sub>IN</sub>	A <sub>IN</sub>
Erase	V <sub>IL</sub>	V <sub>IH</sub>	$V_{IL}$	Н	V <sub>IL</sub> /V <sub>IH</sub> <sup>1</sup>	X <sup>2</sup>	Sector or block address, XXH for Chip-Erase
Standby	V <sub>IH</sub>	Х	Χ	V <sub>IH</sub>	Х	High Z	X
Write Inhibit	Х	$V_{IL}$	Х	Х	Х	High Z/ D <sub>OUT</sub>	X
Product Identification	Х	Х	$V_{IH}$	Н	Х	High Z/ D <sub>OUT</sub>	X
Reset	Х	Х	Χ	L	Х	High Z	X
Software Mode	V <sub>IL</sub>	V <sub>IH</sub>	$V_{IL}$	Н	Х	See Table 11	See Table 11

T10.0 25015

2. X can be  $V_{IL}$  or  $V_{IH}$ , but no other value.

<sup>1.</sup> WP# can be  $V_{IL}$  when programming or erasing outside of the bootblock. WP# must be  $V_{IH}$  when programming or erasing inside the bootblock area.



Data Sheet

Table 11: Software Command Sequence (1 of 3)

Command	l	Bus cle	l	Bus cle	l	Bus cle	l .	Bus cle		Bus cle	6th Bus Cycle			Bus cle
Sequence	Addr <sup>1</sup>	Data <sup>2</sup>												
Read <sup>3</sup>	WA	Data												
Page Read <sup>3</sup>	WA <sub>0</sub>	Data <sub>0</sub>	WA <sub>1</sub>	Data <sub>1</sub>	WA <sub>2</sub>	Data 2	WA <sub>3</sub>	Data <sub>3</sub>						
Word-Program	555H	AAH	2AAH	55H	555H	A0H	WA	Data						
Write-Buffer Pro	gramm	ing												
Write-to-Buffer <sup>4</sup>	555H	AAH	2AAH	55H	ВА	25H	ВА	WC	WA <sub>X</sub>	Data	WA <sub>X</sub>	Data	WA <sub>X</sub>	Data
Program Buffer- to- Flash	BA <sub>X</sub>	29H												
Write-to-Buffer Abort-Reset	555H	AAH	2AAH	55H	555H	F0H								
Bypass Mode <sup>5</sup>														
Bypass Mode Entry	555H	AAH	2AAH	55H	555H	20H								
Bypass Word-Program	XXXH	A0H	WA	Data										
Bypass Sector Erase	XXXH	80H	SA	50H										
Bypass Block Erase	XXXH	80H	ВА	30H										
Bypass Chip Erase	XXXH	80H	555H	10H										
Bypass Mode Exit	XXXH	90H	XXXH	00H										
Erase Related									-					
Sector-Erase	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	SA <sub>X</sub>	50H		
Block-Erase <sup>6</sup>	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	BAx	30H		
Chip-Erase	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	555H	10H		
Erase Suspend	XXXH	В0Н												
Erase Resume	XXXH	30H												
Security ID														
SEC ID Entry <sup>7</sup>	555H	AAH	2AAH	55H	555H	88H								
SEC ID Read <sup>3,8</sup>	WA <sub>X</sub>	Data												
SEC ID Exit	555H	AAH	2AAH	55H	555H	90H	XXH	00H						
Software ID Exit /CFI Exit/SEC ID Exit <sup>9</sup>	555H	AAH	2AAH	55H	555H	F0H								
Software ID Exit /CFI Exit/SEC ID Exit <sup>9</sup>	XXH	F0H												
User Security ID Word-Pro- gram <sup>10</sup>	555H	AAH	2AAH	55H	555H	A5H	WA <sub>X</sub>	Data						
User Security ID Program Lock- Out	555H	AAH	2AAH	55H	555H	85H	XXH	0000H						



Data Sheet

Table 11: Software Command Sequence (Continued) (2 of 3)

Command	l	Bus cle	l	Bus cle	l	Bus cle	l .	Bus		Bus cle		Bus cle	7th Cy	
Sequence	Addr <sup>1</sup>	Data <sup>2</sup>	Addr <sup>1</sup>	Data <sup>2</sup>	Addr <sup>1</sup>	Data <sup>2</sup>	Addr <sup>1</sup>	Data <sup>2</sup>	Addr <sup>1</sup>	Data <sup>2</sup>	Addr <sup>1</sup>	Data <sup>2</sup>	Addr <sup>1</sup>	Data <sup>2</sup>
Product Identifica	roduct Identification													
Software ID Entry <sup>11</sup>	555H	AAH	2AAH	55H	555H	90H								
Manufacturer ID <sup>3,12</sup>	X00	BFH												
Device ID3,12	X01	Data												
Read Block Protection Status <sup>3</sup>	BAX02 <sup>13</sup>	Data <sup>14</sup>												
Read Irrevers- ible Block Lock Status <sup>3</sup>	5FEH	Data <sup>15</sup>												
Read Global Lock Bit Status <sup>3</sup>	9FFH	Data <sup>16</sup>												
Software ID Exit /CFI Exit/SEC ID Exit <sup>9</sup>	555H	AAH	2AAH	55H	555H	F0H								
Software ID Exit /CFI Exit/SEC ID Exit <sup>9</sup>	XXH	F0H												
Volatile Block Pr	otection													
Volatile Block Protection Mode Entry	555H	AAH	2AAH	55H	555H	E0H								
Volatile Protection Bit (VPB) Set/Clear	XXH	A0H	BA <sub>X</sub> <sup>17</sup>	Data 18										
VPB Status Read <sup>3</sup>	BA <sub>X</sub>	Data <sup>18</sup>												
Volatile Block Protection Mode Exit	XXH	90H	XXH	00H										
Non-Volatile Bloc	ck Prote	ction												
Non-Volatile Block Protection Mode Entry	555H	AAH	2AAH	55H	555H	C0H								
Non-Volatile Protect Bit (NVPB) Program	XXH	A0H	BA <sub>X</sub> <sup>17</sup>	00H										
Non-Volatile Protect Bits (NVPB) Erase <sup>19</sup>	XXH	80H	00H	30H										
NVPB Status Read <sup>3</sup>	BA <sub>X</sub> <sup>17</sup>	Data <sup>18</sup>												
Non-Volatile Block Protection Mode Exit	XXH	90H	XXH	00H										



**Data Sheet** 

Table 11: Software Command Sequence (Continued) (3 of 3)

0		Bus cle	l	Bus cle		Bus cle		Bus		Bus cle	6th Bus Cycle			Bus
Command Sequence	Addr <sup>1</sup>	Data <sup>2</sup>	Addr <sup>1</sup>	Data <sup>2</sup>	Addr <sup>1</sup>	Data <sup>2</sup>	Addr <sup>1</sup>	Data <sup>2</sup>	Addr <sup>1</sup>	Data <sup>2</sup>	Addr <sup>1</sup>	Data <sup>2</sup>	Addr <sup>1</sup>	Data <sup>2</sup>
Global Lock of N	Global Lock of NVPBs													
Global Lock of NVPBs Entry	555H	AAH	2AAH	55H	555H	50H								
Set Global Lock Bit	XXH	A0H	XXH	00H										
Global Lock Bit Status Read <sup>3</sup>	XXXH	Data <sup>16</sup>												
Global Lock of NVPBs Exit	XXH	90H	XXH	00H										
Password Comm	nands		•		•	•	•	•	•	•	•	•		
Password Com- mands Mode Entry	555H	AAH	2AAH	55H	555H	60H								
Password Pro- gram <sup>20</sup>	XXH	A0H	PWA <sub>X</sub>	PWDx										
Password Read <sup>3</sup>	PWA <sub>X</sub>	PWD <sub>X</sub>												
Submit Pass- word <sup>21</sup>	00H	25H	00H	03H	00H	PWD <sub>0</sub>	01H	PWD <sub>1</sub>	02H	PWD <sub>2</sub>	03H	PWD <sub>3</sub>	00H	29H
Password Com- mands Mode Exit	XXH	90H	XXH	00H										
Program and Set	tings Re	egister (l	PSR)			•	•	•	•	•	•	•		
PSR Entry	555H	AAH	2AAH	55H	555H	40H								
PSR Program <sup>22</sup>	XXH	A0H	XXXH	Data										
PSR Read <sup>3</sup>	XXH	Data												
PSR Exit	XXH	90H	XXH	00H										
CFI														
CFI Query Entry <sup>23</sup>	55H	98H												
SST CFI Query Entry <sup>23</sup>	555H	AAH	2AAH	55H	555H	98H								
Software ID Exit /CFI Exit/SEC ID Exit <sup>9</sup>	555H	AAH	2AAH	55H	555H	F0H								
Software ID Exit/CFI Exit/ SEC ID Exit <sup>9</sup>	XXH	F0H												
Irreversible Block	k Lock													
Irreversible Block Lock <sup>24</sup>	555H	AAH	2AAH	55H	555H	87H	XXH	00H						

T11.0 25015

<sup>1.</sup> Address format  $A_{10}$ - $A_0$  (Hex). Addresses  $A_{11}$ -  $A_{21}$  can be  $V_{IL}$  or  $V_{IH}$ , but no other value, for the SST38VF6401/6402/6403/6404 command sequence.

<sup>2.</sup>  $DQ_{15}\text{-}DQ_{8}$  can be  $V_{IL}$  or  $\dot{V}_{IH},$  but no other value, for command sequence

<sup>3.</sup> All read commands are in **Bold Italics**.



Data Sheet

- 4. Total number of cycles in this command sequence depends on the number of words to be written to the buffer. Additional words are written by repeating Write Cycle 5. Address (WA<sub>X</sub>) values for Write Cycle 6 and later must have the same A21-A4 values as WA<sub>X</sub> in Write Cycle 5.
  - WC = Word Count. The value of WC is the number of words to be written into the buffer, minus 1. Maximum WC value is 15 (i.e. F Hex)
- 5. Erase-Suspend and Erase-Resume commands are also available in Bypass Mode.
- 6. For SST39VF6403, Sector-Erase or Block-Erase can be used to erase sectors S1016 S1023. Use address SAx. Block Erase cannot be used to erase all 32kW of Block B127. For SST39VF6404, Sector-Erase or Block-Erase can be used to erase sectors S0 S7. Use address SAx. Block Erase cannot be used to erase all 32kW of Block B0.
- 7. Once in SEC ID mode, the Word-Program, Write-Buffer Programming, and Bypass Word-Program features can be used to program the SEC ID area.
- 8. SST Unique ID is read with  $A_3 = 0$  (Address range = 000000H to 000007H), User portion of SEC ID is read with  $A_8 = 1$  (Address range = 000100H to 0001FFH).
  - Lock-out Status is read with  $A_7$ - $A_0$  = FFH. Unlocked:  $DQ_3$  = 1 / Locked:  $DQ_3$  = 0. Lock status can also be checked by reading Bit '0' in the PSR.
- 9. Both Software ID Exit operations are equivalent
- 10. If bits are not locked, then the user-programmable portion of the Sec ID can be programmed over the previously unprogrammed bits (Data =1) using the Sec ID mode again (bits programmed '0' cannot be reversed to '1'). Valid Word-Addresses for the user-programmable portion of the Sec ID are from 000100H-0001FFH.
- 11. The device does not remain in Software Product ID Mode if powered down.
- 12. With  $A_{MS}$ - $A_1$  =0; SST Manufacturer ID = 00BFH, is read with  $A_0$  = 0, SST38VF6401 Device ID = 536B, is read with  $A_0$  = 1, SST38VF6402 Device ID = 536A, is read with  $A_0$  = 1, SST38VF6404 Device ID = 536C, is read with  $A_0$  = 1.
- 13.  $BA_{X02}$ :  $A_{MS}$ - $A_{15}$  = Block Address;  $A_{14}$ - $A_{8}$  = xxxxxx;  $A_{7}$ - $A_{0}$  = 02
- 14. Data = 00H unprotected block; Data = 01H protected block.
- 15.  $DQ_0 = 0$  means the Irreversible Block Lock command has been previously used.  $DQ_0 = 1$  means the Irreversible Block Lock command has not yet been used.
- 16.  $DQ_0 = 0$  means that the Global Lock Bit is locked.  $DQ_0 = 1$  means that the Global Lock Bit is unlocked.
- 17. For Non-Uniform Boot Block devices (i.e. 8 KWord size), in the boot area, use SA<sub>X</sub> = Sector Address (sector size = 4 KWord).
- 18.  $DQ_0 = 0$  means protected;  $DQ_0 = 1$  means unprotected
- 19. Erases all NVPBs to '1' (unprotected)
- 20. Entire two-bus cycle sequence must be entered for each portion of the password.
- Entire password sequence required for validation. The word order doesn't matter as long as the Address and Data pair match.
- 22. Reserved register bits (DQ $_{15}$ -DQ $_{5}$  and DQ $_{3}$ ) must be '1' during program.
- 23. CFI Query Entry and SST CFI Query Entry are equivalent. Both allow access to the same CFI tables.
- 24. Global Lock Bit must be '1' before executing this command.

Note: Table 11 uses the following abbreviations:

 $X = Don't care (V_{IL} or V_{IH}, but no other value.$ 

 $SA_X$  = Sector Address; uses  $A_{MS}$ - $A_{12}$  address lines

BA<sub>X</sub>= Block Address; uses A<sub>MS</sub>-A<sub>15</sub> address lines

WA = Word Address

WC = Word Count

 $PWA_X = Password Address; PWA_X = PWA_0, PWA_1, PWA_2 \text{ or } PWA_3; A1 \text{ and } A0 \text{ are used to select each } 16-bit portion of the password$ 

 $PWD_X = Password Data; PWD_X = PSWD_0, PWD_1, PWD_2, or PWD_3$ 

A<sub>MS</sub> = Most significant Address



Data Sheet

Table 12: Protection Priority for Main Array

NVPB <sup>1</sup>	VPB <sup>1</sup>	Protection State of Block
protect	X	protected
X	protect	protected
unprotect	unprotect	unprotected

T12.0 25015

### Table 13:CFI Query Identification String<sup>1</sup> for SST38VF6401/6402/6403/6404

Address	Data	Description
10H	0051H	Query Unique ASCII string "QRY"
11H	0052H	
12H	0059H	
13H	0002H	Primary OEM command set
14H	0000H	
15H	0040H	Address for Primary Extended Table
16H	0000H	
17H	0000H	Alternate OEM command set (00H = none exists)
18H	0000H	
19H	0000H	Address for Alternate OEM Extended Table (00H = none exits)
1AH	0000H	

1. Refer to CFI publication 100 for more details.

T13.0 25015

<sup>1.</sup> X = protect or unprotect



Data Sheet

Table 14: System Interface Information for SST38VF6401/6402/6403/6404

Address	Data	Description
1BH	0027H	V <sub>DD</sub> Min (Program/Erase)
		DQ <sub>7</sub> -DQ <sub>4</sub> : Volts, DQ <sub>3</sub> -DQ <sub>0</sub> : 100 millivolts
1CH	0036H	V <sub>DD</sub> Max (Program/Erase) DQ <sub>7</sub> -DQ <sub>4</sub> : Volts, DQ <sub>3</sub> -DQ <sub>0</sub> : 100 millivolts
1DH	0000H	$V_{PP}$ min. (00H = no $V_{PP}$ pin)
1EH	0000H	$V_{PP}$ max. (00H = no $V_{PP}$ pin)
1FH	0003H	Typical time out for Word-Program $2^N \mu s$ ( $2^3 = 8 \mu s$ )
20H	0003H	Typical time out for min. size buffer program 2 <sup>N</sup> µs (00H = not supported)
21H	0004H	Typical time out for individual Sector/Block-Erase 2 <sup>N</sup> ms (2 <sup>4</sup> = 16 ms)
22H	0005H	Typical time out for Chip-Erase 2 <sup>N</sup> ms (2 <sup>5</sup> = 32 ms)
23H	0001H	Maximum time out for Word-Program $2^N$ times typical ( $2^1 \times 2^3 = 16 \mu s$ )
24H	0003H	Maximum time out for buffer program 2 <sup>N</sup> times typical
25H	0001H	Maximum time out for individual Sector/Block-Erase 2 <sup>N</sup> times typical (2 <sup>1</sup> x 2 <sup>4</sup> = 32 ms)
26H	0001H	Maximum time out for Chip-Erase $2^{N}$ times typical ( $2^{1}$ x $2^{5}$ = 64 ms)

T14.0 25015

Table 15: Device Geometry Information for SST38VF6401/6402/6403/6404

Address	Data	Description
27H	0017H	Device size = 2 <sup>N</sup> Bytes (17H = 23; 2 <sup>23</sup> = 8 MByte)
28H	0001H	Flash Device Interface description; 0001H = x16-only asynchronous interface
29H	0000H	
2AH	0005H	Maximum number of bytes in multi-byte write = 2 <sup>N</sup> (00H = not supported)
2BH	0000H	
2CH	0002H	Number of Erase Sector/Block sizes supported by device
2DH	00FFH	Sector Information (y + 1 = Number of sectors; z x 256B = sector size)
2EH	0003H	y = 2047 + 1 = 2048 sectors (03FFH = 1023)
2FH	0000H	
30H	0001H	z = 32 x 256 Bytes = 8 KBytes/sector (0100H = 32)
31H	007FH	Block Information (y + 1 = Number of blocks; z x 256B = block size)
32H	0000H	y =127 + 1 = 128 blocks (007FH = 127)
33H	0000H	
34H	0001H	z = 256 x 256 Bytes = 64 KBytes/block (0100H = 256)

T15.1 25015



Data Sheet

**Table 16:**Primary Vendor-Specific Extended Information for SST38VF6401/6402/6403/6404

Address	Data	Description					
40H	0050H						
41H	0052H	uery-unique ASCII string "PRI"					
42H	0049H						
43H	FFFFH	Reserved					
44H	FFFFH	Reserved					
45H	0000H	Reserved					
46H	0002H	Erase Suspend 0 = Not supported, 1 = Only read during Erase Suspend, 2 = Read and Program during Erase Suspend.					
47H	0001H	Individual Block Protection 0 = Not supported, 1 = Supported					
48H	0000H	Reserved					
49H	0008H	Protection 0008H = Advanced					
4AH	0000H	Simultaneous Operation 00 = Not supported					
4BH	0000H	Burst Mode 00 = Not supported					
4CH	0001H	Page Mode 00 = Not supported, 01 = 4 Word page.					
4DH	0000H	Acceleration Supply Minimum 00 = Not supported					
4EH	0000H	Acceleration Supply Maximum 00 = Not supported					
4FH	00XXH	Top / Bottom Boot Block  02H = 8 KWord Bottom Boot  03H = 8 KWord Top Boot  04H = Uniform (32 KWord) Bottom Boot  05H = Uniform (32 KWord) Top Boot					
50H	0000H	Program Suspend 00H = Not Supported, 01H = Supported					

T16.1 25015



**Data Sheet** 

**Absolute Maximum Stress Ratings** (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Temperature Under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential	0.5V to V <sub>DD</sub> +0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential	2.0V to V <sub>DD</sub> +2.0V
Voltage on A <sub>9</sub> Pin to Ground Potential	0.5V to 12.5V
Voltage on RST# Pin to Ground Potential	0.5V to 12.5V
Voltage on WP# Pin to Ground Potential	0.5V to 12.5V
Package Power Dissipation Capability (T <sub>A</sub> = 25°C)	1.0W
Surface Mount Solder Reflow Temperature	260°C for 10 seconds
Output Short Circuit Current <sup>1</sup>	50 mA

<sup>1.</sup> Outputs shorted for no more than one second. No more than one output shorted at a time.

#### Table 17: Operating Range

Range	Ambient Temp	V <sub>DD</sub>	
Commercial	0°C to +70°C	2.7-3.6V	
Industrial	-40°C to +85°C	2.7-3.6V	

T17.1 25015

#### Table 18:AC Conditions of Test<sup>1</sup>

Input Rise/Fall Time	Output Load
5ns	C <sub>L</sub> = 30 pF

1. See Figures 22 and 23

T18.1 25015



**Data Sheet** 

### **Power-Up Specifications**

All functionalities and DC specifications are specified for a  $V_{DD}$  ramp rate faster than 1V per 100 ms (0V to 3V in less than 300 ms). If the  $V_{DD}$  ramp rate is slower than 1V per 100 ms, a hardware reset is required. The recommended  $V_{DD}$  power-up to RESET# high time should be greater than 100  $\mu$ s to ensure a proper reset. See Table 19and Figure 4 for more information.

Table 19: Recommended System Power-up Timings

Symbol	Parameter	Minimum	Units
T <sub>PU-READ</sub> 1	Power-up to Read Operation	100	μs
T <sub>PU-WRITE</sub> 1	Power-up to Erase/Program Operation	100	μs

T19.0 25015

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.




Figure 4: Power-Up Diagram



**Data Sheet** 

#### **DC Characteristics**

**Table 20:**DC Operating Characteristics  $V_{DD} = 2.7 - 3.6 V^{1}$ 

		Limits			
Symbol	Parameter	Min	Max	Units	Test Conditions
I <sub>DD</sub>	Power Supply Current				Address input=V <sub>ILT</sub> /V <sub>IHT</sub> <sup>2</sup> , V <sub>DD</sub> =V <sub>DD</sub> Max
	Read <sup>3</sup>		18	mA	CE#=V <sub>IL</sub> , OE#=WE#=V <sub>IH</sub> at f= 5 MHz
	Intra-Page Read @5 MHz		2.5	mA	CE#=V <sub>IL</sub> , OE#=WE#=V <sub>IH</sub>
	Intra-Page Read @40 MHz		20	mA	CE#=V <sub>IL</sub> , OE#=WE#=V <sub>IH</sub>
	Program and Erase		35	mA	CE#=WE#=V <sub>IL</sub> , OE#=V <sub>IH</sub>
	Program-Write-Buffer-to- Flash		50	mA	CE#=WE#=V <sub>IL</sub> , OE#=V <sub>IH</sub>
I <sub>SB</sub>	Standby V <sub>DD</sub> Current		30	μA	CE#=V <sub>IHC</sub> , V <sub>DD</sub> =V <sub>DD</sub> Max
I <sub>ALP</sub>	Auto Low Power		20	μA	$ \begin{array}{l} \text{CE\#=V}_{\text{ILC}}, \text{V}_{\text{DD}}\text{=V}_{\text{DD}} \text{ Max} \\ \text{All inputs=V}_{\text{SS}} \text{ or V}_{\text{DD}}, \text{WE\#=V}_{\text{IHC}} \end{array} $
I <sub>LI</sub>	Input Leakage Current		1	μA	V <sub>IN</sub> =GND to V <sub>DD</sub> , V <sub>DD</sub> =V <sub>DD</sub> Max
I <sub>LIW</sub>	Input Leakage Current on WP# pin and RST#		10	μA	WP#=GND to $V_{DD}$ or RST#=GND to $V_{DD}$
I <sub>LO</sub>	Output Leakage Current		10	μA	V <sub>OUT</sub> =GND to V <sub>DD</sub> , V <sub>DD</sub> =V <sub>DD</sub> Max
V <sub>IL</sub>	Input Low Voltage		0.8	V	V <sub>DD</sub> =V <sub>DD</sub> Min
$V_{ILC}$	Input Low Voltage (CMOS)		0.3	V	V <sub>DD</sub> =V <sub>DD</sub> Max
V <sub>IH</sub>	Input High Voltage	$0.7V_{DD}$		V	V <sub>DD</sub> =V <sub>DD</sub> Max
$V_{IHC}$	Input High Voltage (CMOS)	V <sub>DD</sub> -0.3		V	V <sub>DD</sub> =V <sub>DD</sub> Max
V <sub>OL</sub>	Output Low Voltage		0.2	V	I <sub>OL</sub> =100 μA, V <sub>DD</sub> =V <sub>DD</sub> Min
V <sub>OH</sub>	Output High Voltage	V <sub>DD</sub> -0.2		V	I <sub>OH</sub> =-100 μA, V <sub>DD</sub> =V <sub>DD</sub> Min

T20.0 25015

#### Table 21: Capacitance (T<sub>A</sub> = 25°C, f=1 Mhz, other pins open)

Parameter	Description	Test Condition	Maximum
C <sub>I/O</sub> <sup>1</sup>	I/O Pin Capacitance	$V_{I/O} = 0V$	12 pF
C <sub>IN</sub> <sup>1</sup>	Input Capacitance	$V_{IN} = 0V$	6 pF

T21.0 25015

#### **Table 22:**Reliability Characteristics

Symbol	Parameter	Minimum Specification	Units	Test Method
N <sub>END</sub> <sup>1,2</sup>	Endurance	100,000	Cycles	JEDEC Standard A117
T <sub>DR</sub> <sup>1</sup>	Data Retention	100	Years	JEDEC Standard A103
I <sub>LTH</sub> <sup>1</sup>	Latch Up	100 + I <sub>DD</sub>	mA	JEDEC Standard 78

T22.0 25015

Typical conditions for the Active Current shown on the front page of the data sheet are average values at 25°C (room temperature), and V<sub>DD</sub> = 3V. Not 100% tested.
 See Figure 27

<sup>3.</sup> The  $I_{DD}$  current listed is typically less than 2mA/MHz, with OE# at  $V_{IH}$ . Typical  $V_{DD}$  is 3V.

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this

parameter.
2. N<sub>END</sub> endurance rating is qualified as 100,000 cycles minimum per block.



**Data Sheet** 

### **AC Characteristics**

**Table 23:**Read Cycle Timing Parameters V<sub>DD</sub> = 2.7-3.6V

Symbol	Parameter	Min	Max	Units
T <sub>RC</sub>	Read Cycle Time	90		ns
T <sub>CE</sub>	Chip Enable Access Time		90	ns
T <sub>AA</sub>	Address Access Time		90	ns
T <sub>PACC</sub>	Page Access Time		25	ns
T <sub>OE</sub>	Output Enable Access Time		25	ns
T <sub>CLZ</sub> <sup>1</sup>	CE# Low to Active Output	0		ns
T <sub>OLZ</sub> <sup>1</sup>	OE# Low to Active Output	0		ns
T <sub>CHZ</sub> <sup>1</sup>	CE# High to High-Z Output		20	ns
T <sub>OHZ</sub> <sup>1</sup>	OE# High to High-Z Output		20	ns
T <sub>OH</sub> <sup>1</sup>	Output Hold from Address Change	0		ns
T <sub>RP</sub> <sup>1</sup>	RST# Pulse Width	500		ns
T <sub>RHR</sub> <sup>1</sup>	RST# High before Read	50		ns
T <sub>RYE</sub> <sup>1,2</sup>	RST# Pin Low to Read Mode		20	μs
T <sub>RY</sub> <sup>1</sup>	RST# Pin Low to Read Mode – not during Program or Erase algorithms.		500	ns
T <sub>RPD</sub> <sup>1</sup>	RST# Input Low to Standby mode	20		μs
T <sub>RB</sub> <sup>1</sup>	RY / BY# Output high to CE# / OE# pin Low	0		ns

T23.0 25015

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

This parameter applies to Sector-Erase, Block-Erase, and Program operations. This parameter does not apply to Chip-Erase operations.



Data Sheet

Table 24: Program/Erase Cycle Timing Parameters

Symbol	Parameter	Min	Max	Units
T <sub>BP</sub>	Word-Program Time		10	μs
T <sub>WBP</sub> <sup>1</sup>	Program Buffer-to-Flash Time		40	μs
T <sub>AS</sub>	Address Setup Time	0		ns
T <sub>AH</sub>	Address Hold Time	30		ns
T <sub>CS</sub>	WE# and CE# Setup Time	0		ns
T <sub>CH</sub>	WE# and CE# Hold Time	0		ns
T <sub>OES</sub>	OE# High Setup Time	0		ns
T <sub>OEH</sub>	OE# High Hold Time	10		ns
T <sub>CP</sub>	CE# Pulse Width	40		ns
T <sub>WP</sub>	WE# Pulse Width	40		ns
T <sub>WPH</sub> <sup>2</sup>	WE# Pulse Width High	30		ns
T <sub>CPH</sub> <sup>2</sup>	CE# Pulse Width High	30		ns
T <sub>DS</sub>	Data Setup Time	30		ns
T <sub>DH</sub> <sup>2</sup>	Data Hold Time	0		ns
T <sub>IDA</sub> <sup>2</sup>	Software ID, Volatile Protect, Non-Volatile Protect, Global Lock Bit, Password mode, Lock Bit, Bypass Entry, and Exit Times		150	ns
T <sub>SE</sub>	Sector-Erase		25	ms
T <sub>BE</sub>	Block-Erase		25	ms
T <sub>SCE</sub>	Chip-Erase		50	ms
T <sub>BUSY</sub>	CE# High or WE# High to RY / BY# Low	90		ns

T24.0 25015

<sup>1.</sup> Effective programming time is 2.5  $\mu s$  per word if 16-words are programmed during this operation.

<sup>2.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



**Data Sheet** 




Figure 5: Read Cycle Timing Diagram




Figure 6: Page Read Timing Diagram






Figure 7: WE# Controlled Program Cycle Timing Diagram






Figure 8: CE# Controlled Program Cycle Timing Diagram






Figure 9: WE# Controlled Write-Buffer Cycle Timing Diagram




Figure 10:WE# Controlled Program-Write-Buffer-to-Flash Cycle Timing Diagram






Figure 11: Data# Polling Timing Diagram




Figure 12:Toggle Bits Timing Diagram






Figure 13:WE# Controlled Chip-Erase Timing Diagram






Figure 14:WE# Controlled Block-Erase Timing Diagram






Figure 15:WE# Controlled Sector-Erase Timing Diagram






Figure 16: Software ID Entry and Read




Figure 17:CFI Query Entry and Read






Figure 18: Software ID Exit/CFI Exit




Figure 19:Sec ID Entry



**Data Sheet** 




Figure 20:RST# Timing Diagram (When no internal operation is in progress)





Figure 21:RST# Timing Diagram (During Program or Erase operation)



AC test inputs are driven at  $V_{IHT}$  (0.9  $V_{DD}$ ) for a logic "1" and  $V_{ILT}$  (0.1  $V_{DD}$ ) for a logic "0". Measurement reference points for inputs and outputs are  $V_{IT}$  (0.5  $V_{DD}$ ) and  $V_{OT}$  (0.5  $V_{DD}$ ). Input rise and fall times (10%  $\leftrightarrow$  90%) are <5 ns.

 $\begin{array}{lll} \textbf{Note:} & V_{\text{IT}} - V_{\text{INPUT}} \text{ Test} \\ & V_{\text{OT}} - V_{\text{OUTPUT}} \text{ Test} \\ & V_{\text{IHT}} - V_{\text{INPUT}} \text{ HIGH Test} \\ & V_{\text{ILT}} - V_{\text{INPUT}} \text{ LOW Test} \end{array}$ 

Figure 22:AC Input/Output Reference Waveforms






Figure 23:A Test Load Example






Figure 24: Word-Program Algorithm






Figure 25: Write-Buffer Programming






Figure 26: Wait Options






Figure 27:CFI/SEC ID/Software ID Entry Command Flowcharts






Figure 28: Software ID/CFI/SEC ID Exit Command Flowcharts






Figure 29: Erase Command Sequence






Figure 30: Erase Suspend/Resume






Figure 31: Volatile Block Protection






Figure 32: Non-Volatile Block Protect Mode






Figure 33: Global Lock of NVPBs






Figure 34: Password Operations (Program, Read, Submit)







Figure 35: Irreversible Block Lock in Main Array



**Data Sheet** 

#### **Product Ordering Information**



Environmental suffix "E" denotes non-Pb solder. SST non-Pb solder devices are "RoHS Compliant".



**Data Sheet** 

#### Valid Combinations for SST38VF6401

SST38VF6401-90-5C-EKE SST38VF6401-90-5C-B3KE SST38VF6401-90-5I-EKE SST38VF6401-90-5I-B3KE

#### Valid Combinations for SST38VF6402

SST38VF6402-90-5C-EKE SST38VF6402-90-5C-B3KE SST38VF6402-90-5I-B3KE

#### Valid Combinations for SST38VF6403

SST38VF6403-90-5C-EKE SST38VF6403-90-5C-B3KE SST38VF6403-90-5I-EKE SST38VF6403-90-5I-B3KE

#### Valid Combinations for SST38VF6404


SST38VF6404-90-5C-EKE SST38VF6404-90-5C-B3KE SST38VF6404-90-5I-EKE SST38VF6404-90-5I-B3KE

**Note:**Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.




**Data Sheet** 

#### **Packaging Diagrams**



**Figure 36:**48-lead Thin Small Outline Package (TSOP) 12mm x 20mm SST Package Code: EKE





**Figure 37:**48-ball Thin-profile, Fine-pitch Ball Grid Array (TFBGA) 6mm x 8mm SST Package Code: B3KE



**Data Sheet** 

#### Table 25: Revision History

Number	Description	Date
00	Initial release	Mar 2007
01	Removed Program Suspend/Resume on page 10	Sep 2007
	Updated "Erase-Suspend/Erase-Resume Commands" on page 11	
	Updated "Non-Volatile Block Protection" on page 19	
	<ul> <li>Updated "Password Mode (DQ<sub>2</sub>, DQ<sub>1</sub> = 0,1)" on page 20</li> </ul>	
	Updated "Power-Up Specifications" on page 32	
	Added a note to Figure 32 on page 56	
	Updated "Product Ordering Information" on page 60	
02	Modified Features and Product Description on page 1	Dec 2007
03	Revised endurance statement in Features, Product Description and Table 20 footnote	Aug 2008
	Updated "Product Ordering Information" on page 60	
	Changed document status to "Preliminary Specification"	
04	• Changed 1V per 100 μs to 1V per 100 ms in Power Up Specification on page 26	Jan 2009
05	• EOL of all 10,000 cycle endurance products. All 10,000 cycle endurance products removed. See S71309(01).	Jul 2009
	Changed document status to "Data Sheet"	
Α	Applied new document format	Apr 2011
	Released document under letter-revision system	
	Updated Spec Number from S71309 to DS-25015	

#### ISBN:978-1-61341-106-3

© 2011 Silicon Storage Technology, Inc-a Microchip Technology Company. All rights reserved.

SST, Silicon Storage Technology, the SST logo, SuperFlash, MTP, and FlashFlex are registered trademarks of Silicon Storage Technology nology, Inc. MPF, SQI, Serial Quad I/O, and Z-Scale are trademarks of Silicon Storage Technology, Inc. All other trademarks and registered trademarks mentioned herein are the property of their respective owners.

Specifications are subject to change without notice. Refer to www.microchip.com for the most recent documentation. For the most current package drawings, please see the Packaging Specification located at http://www.microchip.com/packaging.

Memory sizes denote raw storage capacity; actual usable capacity may be less.

SST makes no warranty for the use of its products other than those expressly contained in the Standard Terms and Conditions of Sale.

For sales office(s) location and information, please see www.microchip.com.

Silicon Storage Technology, Inc. A Microchip Technology Company www.microchip.com