# International TOR Rectifier

# Automotive Grade AUIRS2112S

**HIGH- AND LOW-SIDE DRIVER** 

#### **Features**

- Drives IGBT/MOSFET power devices
- Floating channel designed for bootstrap operation
- Fully operational to +600 V
- Tolerant to negative transient voltage dV/dt immune
- Gate drive supply range from 10 V to 20 V
- Undervoltage lockout for both channels
- 3.3 V input logic compatible
- Separate logic supply range from 3.3 V to 20 V
- Logic and power ground +/- 5 V offset
- CMOS Schmitt-triggered inputs with pull-down
- shutdown logic
- Matched propagation delay for both channels
- Output in phase with inputs
- Leadfree, RoHS compliant
- Automotive qualified\*

### **Typical Applications**


- Piezo, Common Rail Injection
- MOSFET and IGBT gate drivers

#### **Product Summary**

Topology	High and Low Side Driver
V <sub>OFFSET</sub>	≤ 600 V
V <sub>OUT</sub>	10 V – 20 V
I <sub>o+</sub> & I <sub>o-</sub> (typical)	290 mA & 600 mA
t <sub>ON</sub> & t <sub>OFF</sub> (typical)	140 ns & 140 ns

#### **Package Options**





# **AUIRS2112S**

# International TOR Rectifier

Table of Contents	Page
Description	3
Qualification Information	4
Absolute Maximum Ratings	5
Recommended Operating Conditions	5
Static Electrical Characteristics	6
Dynamic Electrical Characteristics	6
Functional Block Diagram	7
Input/Output Pin Equivalent Circuit Diagram	8
Lead Definitions	9
Lead Assignments	9
Application Information and Additional Details	10-11
Tolerability to Negative VS Transients	12
Parameter Temperature Voltage Trends	13-20
Package Details	20
Tape and Reel Details	21
Part Marking Information	22
Ordering Information	22
Important Notice	23



# **Description**

The AUIRS2112S is a high voltage, high speed power MOSFET and IGBT driver with independent high- and low-side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard CMOS or LSTTL output, down to 3.3 V logic. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. Propagation delays are matched to simplify use in high frequency applications. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high side configuration which operates up to 600 V.



**Qualification Information**<sup>†</sup>

Qualification information						
Qualification Level		Automotive (per AEC-Q100 <sup>††</sup> )  Comments: This family of ICs has passed an Automotive				
		qualification. IR's Industrial and Consumer qualification level is granted by extension of the higher Automotive level.				
Moisture Sensitivity Level		SOIC16W	MSL3 <sup>†††</sup> 260°C (per IPC/JEDEC J-STD-020)			
	Machine Model  ESD Human Body Model		Class M2 (Pass +/-150 V) (per AEC-Q100-003)			
ESD			Class H1B (Pass +/-1000V) (per AEC-Q100-002)			
	Charged Device Model	Class C4 (Pass +/-1000V) (per AEC-Q100-011)				
IC Latch-Up Test		Class II, Level B <sup>††††</sup> (per AEC-Q100-004)				
RoHS Compliant		, ,	Yes			

- † Qualification standards can be found at International Rectifier's web site <a href="http://www.irf.com/">http://www.irf.com/</a>
- †† Exceptions to AEC-Q100 requirements are noted in the qualification report.
- ††† Higher MSL ratings may be available for the specific package types listed here. Please contact your International Rectifier sales representative for further information.
- †††† Input pins can withstand up to 40 mA.



#### **Absolute Maximum Ratings**

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM lead. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only; and functional operation of the device at these or any other condition beyond those indicated in the "Recommended Operating Conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions. Ambient temperature (T<sub>A</sub>) is 25°C, unless otherwise specified.

Symbol	Definition	Min.	Max.	Units	
$V_{B}$	High-side floating supply voltage	-0.3	625	25	
Vs	High-side floating supply offset voltage	V <sub>B</sub> - 25	V <sub>B</sub> + 0.3		
$V_{HO}$	High-side floating output voltage $V_S - 0.3 V_B + 0.3$				
$V_{CC}$	Low-side fixed supply voltage	-0.3	25	V	
$V_{LO}$	Low-side output voltage	-0.3	$V_{CC} + 0.3$	V	
$V_{DD}$	Logic supply voltage -0.3 V <sub>SS</sub> + 25				
$V_{SS}$	Logic supply offset voltage	V <sub>CC</sub> - 25	V <sub>CC</sub> + 0.3		
$V_{IN}$	Logic input voltage (HIN, LIN & SD)	V <sub>SS</sub> -0.3	$V_{DD} + 0.3$	V <sub>DD</sub> + 0.3	
dV <sub>S</sub> /dt	Allowable offset supply voltage transient (Fig. 2)	_	50	V/ns	
$P_{D}$	Package power dissipation @ TA ≤ 25°C	_	1.25	W	
$Rth_JA$	Thermal resistance, junction to ambient	_	100 °C/W		
TJ	Junction temperature —		150		
T <sub>S</sub>	Storage temperature	-55	150	°C	
$T_L$	Lead temperature (soldering, 10 seconds)		300		
Rth <sub>JC</sub>	Thermal resistance, junction to case		12.72	°C/W	

## **Recommended Operation Conditions**

The input/output logic timing diagram is shown in Figure 1. For proper operation the device should be used within the recommended conditions. The  $V_S$  and  $V_{SS}$  offset rating are tested with all supplies biased at 15 V differential.

Symbol	Definition	Min.	Max.	Units		
$V_{B}$	High-side floating supply absolute voltage	V <sub>S</sub> +10	V <sub>S</sub> +20			
Vs	High-side floating supply offset voltage	n-side floating supply offset voltage † 600				
$V_{HO}$	High-side floating output voltage	Vs	V <sub>B</sub>			
$V_{CC}$	Low-side fixed supply voltage	10	20	V		
$V_{LO}$	Low-side output voltage	0	$V_{CC}$	V		
$V_{DD}$	Logic supply voltage	V <sub>SS</sub> + 3	V <sub>SS</sub> + 20			
$V_{SS}$	Logic ground offset voltage	-5 (††)	5			
$V_{IN}$	Logic input voltage (HIN, LIN & SD)	$V_{SS}$	$V_{DD}$			
T <sub>A</sub>	Ambient temperature	-40	125	°C		

<sup>†</sup> Logic operational for  $V_S$  of -5 V to +600 V. Logic state held for  $V_S$  of -5 V to -  $V_{BS}$  (Static). Please refer to 'Tolerability to Negative VS Transients' section.

<sup>††</sup> When  $V_{DD}$  < 5 V, the minimum  $V_{SS}$  offset is limited to  $-V_{DD}$ .



#### **Dynamic Electrical Characteristics**

Unless otherwise noted, these specifications apply for an operating junction temperature range of -40°C  $\leq$  Tj  $\leq$  125°C with bias conditions of  $V_{BIAS}$  ( $V_{CC}$ ,  $V_{BS}$ ,  $V_{DD}$ ) = 15 V,  $C_L$  = 1000 pF. The dynamic electrical characteristics are measured using the test circuit shown in Fig. 3.

Symbol	Definition	Min	Тур	Max	Units	Test Conditions	
t <sub>on</sub>	Turn-on propagation delay		140	230		V <sub>S</sub> = 0 V	
t <sub>off</sub>	Turn-off propagation delay	_	140	210		V = 600 V	
t <sub>sd</sub>	Shutdown propagation delay	_	140	220	ns	V <sub>S</sub> = 600 V	
t <sub>r</sub>	Turn-on rise time	_	60	140			
t <sub>f</sub>	Turn-off fall time	_	30	60			
MT	Delay matching , HS & LS turn-on/off	_	_	50			


#### **Static Electrical Characteristics**

Unless otherwise noted, these specifications apply for an operating junction temperature range of -40°C  $\leq$  Tj  $\leq$  125°C with bias conditions of  $V_{BIAS}$  ( $V_{CC}$ ,  $V_{BS}$ ,  $V_{DD}$ ) = 15 V,  $C_L$  = 1000 pF,  $V_{SS}$  = COM. The  $V_{IL}$ ,  $V_{IH}$  and  $I_{IN}$  parameters are referenced to  $V_{SS}$  and are applicable to all three logic input leads: HIN, LIN and SD. The  $V_{O}$ , and  $I_{O}$  parameters are referenced to COM and are applicable to the respective output leads: HO or LO.


Symbol	Definition	Min	Тур	Max	Units	Test Conditions
$V_{IH}$	Logic "1" input voltage	9.5	_			
$V_{IL}$	Logic "0" input voltage	_	_	6.0	V	
V <sub>OH</sub>	High level output voltage, V <sub>BIAS</sub> - V <sub>O</sub>	_	0.05	0.2	]	L = 0 m A
V <sub>OL</sub>	Low level output voltage, V <sub>O</sub>	_	0.02	0.1		I <sub>O</sub> = 2 mA
I <sub>LK</sub>	Offset supply leakage current	_	_	50		$V_{B} = V_{S} = 600 \text{ V}$
I <sub>QBS</sub>	Quiescent V <sub>BS</sub> supply current	-	50	100		\/ = 0\/ a= \/
I <sub>QCC</sub>	Quiescent V <sub>CC</sub> supply current	-	80	160	μA	$V_{IN} = 0 \text{ V or } V_{DD}$
$I_{\mathrm{QDD}}$	Quiescent V <sub>DD</sub> supply current	-	2.0	10	μΛ	
I <sub>IN+</sub>	Logic "1" input bias current		15	30		$V_{IN} = V_{DD}$
I <sub>IN-</sub>	Logic "0" input bias current	_	_	1.0		V <sub>IN</sub> = 0 V
V <sub>BSUV+</sub>	V <sub>BS</sub> supply undervoltage positive going threshold	7.4	8.5	9.6		
$V_{BSUV}$	V <sub>BS</sub> supply undervoltage negative going threshold	7.0	8.1	9.2	V	
V <sub>CCUV+</sub>	V <sub>CC</sub> supply undervoltage positive going threshold	7.6	8.6	9.6		
V <sub>CCUV</sub> -	V <sub>CC</sub> supply undervoltage negative going threshold	7.2	8.2	9.2		
I <sub>O+</sub> <sup>(†)</sup>	Output high short circuit pulsed current	200	290	_	A	$V_O = 0 V$ , $V_{IN} = V_{DD}$ $PW \le 10 \text{ us}$ , $T_J = 25^{\circ}\text{C}$
I <sub>O-</sub> (†)	Output low short circuit pulsed current	420	600	_	mA	$V_{O} = 15 \text{ V},$ $V_{IN} = 0 \text{ V}$ $PW \le 10 \text{ us},$ $T_{J} = 25^{\circ}\text{C}$

<sup>(†)</sup> Guaranteed by design


**Functional Block Diagram: AUIRS2112S** 



# Input/Output Pin Equivalent Circuit Diagrams



 $R_{PD}$  = 950K $\Omega$ ,  $R_{ESD}$  = 250 $\Omega$ 






### **Lead Definitions**

Symbol	Description
$V_{DD}$	Logic supply
HIN	Logic input for high-side gate driver output (HO), in phase
SD	Logic input for shutdown
LIN	Logic input for low-side gate driver output (LO), in phase
$V_{SS}$	Logic ground
$V_{B}$	High-side floating supply
НО	High-side gate drive output
Vs	High-side floating supply return
$V_{CC}$	Low-side supply
LO	Low-side gate drive output
COM	Low-side return

# **Lead Assignments**





# **Application Information and Additional Details**




Figure 1: Input/Output Timing Diagram






Figure 2: Floating Supply Voltage Transient Test Circuit



**Figure 3: Switching Time Test Circuit** 



**Figure 4: Switching Time Waveform Definitions** 




Figure 5: Shutdown Waveform

**Figure 6: Delay Matching Waveform Definitions** 



# **Tolerability to Negative VS Transients**

The AUIRS2112S has been seen to withstand negative  $V_S$  transient conditions on the order of -25V for a period of 150 ns ( $V_{BIAS}$  ( $V_{CC}$ ,  $V_{BS}$ ) = 15V and  $T_A$  = 25°C).

An illustration of the AUIRS2112S performance can be seen in Figure 7, where points above the line represent pulses that the circuit can withstand.

Even though the AUIRS2112S has been shown able to handle these negative Vs transient conditions, it is highly recommended that the circuit designer always limit the negative Vs transients as much as possible by careful PCB layout and component use.





Figure 7: -Vs Transient results




#### Parameter Trends vs. Temperature and vs. Supply Voltage

Figures illustrated in this chapter provide information on the experimental performance of the AUIRS2112S HVIC. The line plotted in each figure is generated from actual lab data. A large number of individual samples were tested at three temperatures (-40 °C, 25 °C, and 125 °C) with supply voltage of 15V in order to generate the experimental curve. The line consists of three data points (one data point at each of the tested temperatures) that have been connected together to illustrate the understood trend. The individual data points on the Typ. curve were determined by calculating the averaged experimental value of the parameter (for a given temperature).

An individual sample was used to generate curves of parameter trends vs. supply voltage; tests were done at room temperature.





**Figure 8A.** Turn-on Propagation Delay Time vs. Temperature

**Figure 8B.** Turn-on Propagation Delay Time vs. V<sub>CC</sub>/V<sub>BS</sub> Supply Voltage






Figure 8C. Turn-on Propagation Delay Time vs. V<sub>DD</sub> Supply Voltage





**Figure 9A.** Turn-off Propagation Delay Time vs. Temperature

Figure 9B. Turn-off Propagation Delay Time vs.  $V_{\text{CC}}/V_{\text{BS}}$  Supply Voltage





Figure 9C. Turn-off Propagation Delay Time vs.  $V_{\text{DD}}$  Supply Voltage






Figure 10A. Shutdown Delay Time vs. Temperature

Figure 10B. Shutdown Delay Time vs.  $V_{\text{CC}}/V_{\text{BS}}$  Supply Voltage




Figure 10C. Shutdown Delay Time vs. V<sub>DD</sub> Supply Voltage




Figure 11A. Turn-on Rise Time vs. Temperature




Figure 11B. Turn-on Rise Time vs. Voltage




Figure 12A. Turn-off Fall Time vs. Temperature




Figure 12B. Turn-off Fall Time vs. Voltage




Figure 13A. Logic "1" Input Threshold vs. Temperature




Figure 13B. Logic "1" Input Threshold vs. Voltage




Figure 14A. Logic "0" Input Threshold vs. Temperature




Figure 15. High Level Output Voltage vs. Temperature  $(I_O = 2 \text{ mA})$ 




Figure 17A. V<sub>BS</sub> Supply Current vs. Temperature




Figure 14B. Logic "0" Input Threshold vs. Voltage




Figure 16. Low Level Output Voltage vs. Temperature  $(I_O = 2 \text{ mA})$ 




Figure 17B. V<sub>BS</sub> Supply Current vs. Voltage




Figure 18A. V<sub>CC</sub> Supply Current vs. Temperature




Figure 19. V<sub>BS</sub> Undervoltage (+) vs. Temperature




Figure 21. V<sub>CC</sub> Undervoltage (+) vs. Temperature




Figure 18B.  $V_{\text{CC}}$  Supply Current vs. Voltage




Figure 20. V<sub>BS</sub> Undervoltage (-) vs. Temperature




Figure 22. V<sub>CC</sub> Undervoltage (-) vs. Temperature




Figure 23A. Output Source Current vs. Temperature




Figure 24A. Output Sink Current vs. Temperature




Figure 25. Maximum  $V_S$  Negative Offset vs VCC/VBS Supply Voltage




Figure 23B. Output Source Current vs. Supply Voltage






Figure 24B. Output Sink Current vs. Supply Voltage




**Figure 26.** Maximum V<sub>SS</sub> Positive Offset vs VCC/VBS Supply Voltage

# Package Details: SOIC16W




# **Tape and Reel Details: SOIC16W**



#### CARRIER TAPE DIMENSION FOR 16SOICW


e,						
	Metric		Imperial			
Code	Min	Max	Min	Max		
Α	11.90	12.10	0.468	0.476		
В	3.90	4.10	0.153	0.161		
С	15.70	16.30	0.618	0.641		
D	7.40	7.60	0.291	0.299		
E	10.80	11.00	0.425	0.433		
F	10.60	10.80	0.417	0.425		
G	1.50	n/a	0.059	n/a		
Н	1.50	1.60	0.059	0.062		



#### **REEL DIMENSIONS FOR 16SOICW**

	Metric		Imperial		
Code	Min	Max	Min	Max	
Α	329.60	330.25	12.976	13.001	
В	20.95	21.45	0.824	0.844	
С	12.80	13.20	0.503	0.519	
D	1.95	2.45	0.767	0.096	
E	98.00	102.00	3.858	4.015	
F	n/a	22.40	n/a	0.881	
G	18.50	21.10	0.728	0.830	
Н	16.40	18.40	0.645	0.724	

# **Part Marking Information**



# **Ordering Information**

Danie Bart Namakan	Basilana Tama	Standard Pack		O Part Name
Base Part Number	Package Type	Form	Quantity	Complete Part Number
ALUD004400	IIRS2112S SOIC16W		45	AUIRS2112S
AUIRS2112S	30101000	Tape and Reel	1000	AUIRS2112STR



#### **IMPORTANT NOTICE**

Unless specifically designated for the automotive market, International Rectifier Corporation and its subsidiaries (IR) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or services without notice. Part numbers designated with the "AU" prefix follow automotive industry and / or customer specific requirements with regards to product discontinuance and process change notification. All products are sold subject to IR's terms and conditions of sale supplied at the time of order acknowledgment.

IR warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with IR's standard warranty. Testing and other quality control techniques are used to the extent IR deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

IR assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using IR components. To minimize the risks with customer products and applications, customers should provide adequate design and operating safeguards.

Reproduction of IR information in IR data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alterations is an unfair and deceptive business practice. IR is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of IR products or serviced with statements different from or beyond the parameters stated by IR for that product or service voids all express and any implied warranties for the associated IR product or service and is an unfair and deceptive business practice. IR is not responsible or liable for any such statements.

IR products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of the IR product could create a situation where personal injury or death may occur. Should Buyer purchase or use IR products for any such unintended or unauthorized application, Buyer shall indemnify and hold International Rectifier and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that IR was negligent regarding the design or manufacture of the product.

Only products certified as military grade by the Defense Logistics Agency (DLA) of the US Department of Defense, are designed and manufactured to meet DLA military specifications required by certain military, aerospace or other applications. Buyers acknowledge and agree that any use of IR products not certified by DLA as military-grade, in applications requiring military grade products, is solely at the Buyer's own risk and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

IR products are neither designed nor intended for use in automotive applications or environments unless the specific IR products are designated by IR as compliant with ISO/TS 16949 requirements and bear a part number including the designation "AU". Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, IR will not be responsible for any failure to meet such requirements.

For technical support, please contact IR's Technical Assistance Center http://www.irf.com/technical-info/

**WORLD HEADQUARTERS:** 

101 N. Sepulveda Blvd., El Segundo, California 90245 Tel: (310) 252-7105