


## Applications

- Brushed Motor drive applications
- BLDC Motor drive applications
- Battery powered circuits
- Half-bridge and full-bridge topologies
- Synchronous rectifier applications
- Resonant mode power supplies
- OR-ing and redundant power switches
- DC/DC and AC/DC converters
- DC/AC Inverters



<b>V<sub>DSS</sub></b>	<b>40V</b>
<b>R<sub>D(on)</sub> typ.</b>	<b>1.1mΩ</b>
<b>max.</b>	<b>1.4mΩ</b>
<b>I<sub>D</sub> (Silicon Limited)</b>	<b>259A①</b>
<b>I<sub>D</sub> (Package Limited)</b>	<b>100A</b>

## Benefits

- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dI/dt Capability
- RoHS Compliant containing no Lead, no Bromide, and no Halogen



## Ordering Information

Orderable part number	Package Type	Standard Pack		Note
		Form	Quantity	
IRFH7004TRPB	PQFN 5mm x 6mm	Tape and Reel	4000	
IRFH7004TR2PBF	PQFN 5mm x 6mm	Tape and Reel	400	




Fig 1. Typical On-Resistance vs. Gate Voltage




Fig 2. Maximum Drain Current vs. Case Temperature

**Absolute Maximum Ratings**

Symbol	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ (Silicon Limited)	259①	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ (Silicon Limited)	164①	
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ (Wire Bond Limited)	100	
$I_{DM}$	Pulsed Drain Current ②	1247	
$P_D @ T_C = 25^\circ C$	Maximum Power Dissipation	156	W
	Linear Derating Factor	1.3	W/ $^\circ C$
$V_{GS}$	Gate-to-Source Voltage	$\pm 20$	V
$T_J$	Operating Junction and	-55 to + 150	$^\circ C$
$T_{STG}$	Storage Temperature Range		

**Avalanche Characteristics**

$E_{AS} (\text{Thermally limited})$	Single Pulse Avalanche Energy ③	191	mJ
$E_{AS} (\text{tested})$	Single Pulse Avalanche Energy Tested Value ④	314	
$I_{AR}$	Avalanche Current ⑤	See Fig. 14, 15, 22a, 22b	A
$E_{AR}$	Repetitive Avalanche Energy ⑥		

**Thermal Resistance**

Symbol	Parameter	Typ.	Max.	Units
$R_{\theta JC} (\text{Bottom})$	Junction-to-Case ⑦	—	0.8	$^\circ C/W$
$R_{\theta JC} (\text{Top})$	Junction-to-Case ⑦	—	15	
$R_{\theta JA}$	Junction-to-Ambient ⑧	—	34	
$R_{\theta JA} (<10s)$	Junction-to-Ambient ⑧	—	21	

**Static @  $T_J = 25^\circ C$  (unless otherwise specified)**

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	40	—	—	V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.033	—	V/ $^\circ C$	Reference to $25^\circ C, I_D = 1.0mA$ ⑨
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	—	1.1	1.4	m $\Omega$	$V_{GS} = 10V, I_D = 100A$ ⑩
		—	1.7	—	m $\Omega$	$V_{GS} = 6.0V, I_D = 50A$ ⑩
$V_{GS(th)}$	Gate Threshold Voltage	2.2	3.0	3.9	V	$V_{DS} = V_{GS}, I_D = 150\mu A$
$I_{DSS}$	Drain-to-Source Leakage Current	—	—	1.0	$\mu A$	$V_{DS} = 40V, V_{GS} = 0V$
		—	—	150		$V_{DS} = 40V, V_{GS} = 0V, T_J = 125^\circ C$
$I_{GS}$	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{GS} = -20V$
$R_G$	Internal Gate Resistance	—	2.4	—	$\Omega$	

**Notes:**


- ① Calculated continuous current based on maximum allowable junction temperature. Package is limited to 100A by production test capability. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements. (Refer to AN-1140)
- ② Repetitive rating; pulse width limited by max. junction temperature.
- ③ Limited by  $T_{Jmax}$ , starting  $T_J = 25^\circ C$ ,  $L = 0.038mH$   
 $R_G = 50\Omega$ ,  $I_{AS} = 100A$ ,  $V_{GS} = 10V$ .
- ④  $I_{SD} \leq 100A$ ,  $di/dt \leq 1366A/\mu s$ ,  $V_{DD} \leq V_{(BR)DSS}$ ,  $T_J \leq 150^\circ C$ .
- ⑤ Pulse width  $\leq 400\mu s$ ; duty cycle  $\leq 2\%$ .
- ⑥  $C_{oss}$  eff. (TR) is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .
- ⑦  $C_{oss}$  eff. (ER) is a fixed capacitance that gives the same energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .
- ⑧ When mounted on 1 inch square 2 oz copper pad on 1.5 x 1.5 in. board of FR-4 material.
- ⑨  $R_\theta$  is measured at  $T_J$  approximately  $90^\circ C$ .
- ⑩ This value determined from sample failure population, starting  $T_J = 25^\circ C$ ,  $L = 0.038mH$ ,  $R_G = 50\Omega$ ,  $I_{AS} = 100A$ ,  $V_{GS} = 10V$ .


**Dynamic @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$g_{fs}$	Forward Transconductance	117	—	—	S	$V_{DS} = 10\text{V}$ , $I_D = 100\text{A}$
$Q_g$	Total Gate Charge	—	129	194	nC	$I_D = 100\text{A}$
$Q_{gs}$	Gate-to-Source Charge	—	34	—		$V_{DS} = 20\text{V}$
$Q_{gd}$	Gate-to-Drain ("Miller") Charge	—	40	—		$V_{GS} = 10\text{V}$ ⑤
$Q_{sync}$	Total Gate Charge Sync. ( $Q_g - Q_{gd}$ )	—	169	—		$I_D = 100\text{A}$ , $V_{DS} = 0\text{V}$ , $V_{GS} = 10\text{V}$
$t_{d(on)}$	Turn-On Delay Time	—	15	—	ns	$V_{DD} = 20\text{V}$
$t_r$	Rise Time	—	51	—		$I_D = 30\text{A}$
$t_{d(off)}$	Turn-Off Delay Time	—	73	—		$R_G = 2.7\Omega$
$t_f$	Fall Time	—	49	—		$V_{GS} = 10\text{V}$ ⑤
$C_{iss}$	Input Capacitance	—	6419	—	pF	$V_{GS} = 0\text{V}$
$C_{oss}$	Output Capacitance	—	952	—		$V_{DS} = 25\text{V}$
$C_{rss}$	Reverse Transfer Capacitance	—	656	—		$f = 1.0\text{ MHz}$
$C_{oss}$ eff. (ER)	Effective Output Capacitance (Energy Related)	—	1161	—		$V_{GS} = 0\text{V}$ , $V_{DS} = 0\text{V}$ to $32\text{V}$ ⑦
$C_{oss}$ eff. (TR)	Effective Output Capacitance (Time Related)	—	1305	—		$V_{GS} = 0\text{V}$ , $V_{DS} = 0\text{V}$ to $32\text{V}$ ⑥


**Diode Characteristics**

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_S$	Continuous Source Current (Body Diode)	—	—	100①	A	MOSFET symbol showing the integral reverse p-n junction diode.
$I_{SM}$	Pulsed Source Current (Body Diode) ②	—	—	1247	A	
$V_{SD}$	Diode Forward Voltage	—	0.95	1.3	V	$T_J = 25^\circ\text{C}$ , $I_S = 100\text{A}$ , $V_{GS} = 0\text{V}$ ⑤
$dv/dt$	Peak Diode Recovery ④	—	2.5	—	V/ns	$T_J = 175^\circ\text{C}$ , $I_S = 100\text{A}$ , $V_{DS} = 40\text{V}$
$t_{rr}$	Reverse Recovery Time	—	35	—	ns	$T_J = 25^\circ\text{C}$ $V_R = 34\text{V}$ ,
		—	35	—		$T_J = 125^\circ\text{C}$ $I_F = 100\text{A}$
$Q_{rr}$	Reverse Recovery Charge	—	26	—	nC	$T_J = 25^\circ\text{C}$ $dI/dt = 100\text{A}/\mu\text{s}$ ⑤
		—	27	—		$T_J = 125^\circ\text{C}$
$I_{RRM}$	Reverse Recovery Current	—	1.5	—	A	$T_J = 25^\circ\text{C}$







**Fig 3.** Typical Output Characteristics




**Fig 4.** Typical Output Characteristics




**Fig 5.** Typical Transfer Characteristics



**Fig 6.** Normalized On-Resistance vs. Temperature



**Fig 7.** Typical Capacitance vs. Drain-to-Source Voltage



**Fig 8.** Typical Gate Charge vs. Gate-to-Source Voltage




Fig 9. Typical Source-Drain Diode Forward Voltage




Fig 10. Maximum Safe Operating Area




Fig 11. Drain-to-Source Breakdown Voltage




Fig 12. Typical  $C_{OSS}$  Stored Energy








Fig 13. Typical On-Resistance vs. Drain Current


**Fig 14.** Maximum Effective Transient Thermal Impedance, Junction-to-Case**Fig 15.** Typical Avalanche Current vs. Pulsewidth**Fig 16.** Maximum Avalanche Energy vs. Temperature**Notes on Repetitive Avalanche Curves , Figures 14, 15:  
(For further info, see AN-1005 at [www.irf.com](http://www.irf.com))**

1. Avalanche failures assumption:  
Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{jmax}$ . This is validated for every part type.
  2. Safe operation in Avalanche is allowed as long as  $T_{jmax}$  is not exceeded.
  3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.
  4.  $P_D(\text{ave})$  = Average power dissipation per single avalanche pulse.
  5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
  6.  $I_{av}$  = Allowable avalanche current.
  7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as 25°C in Figure 14, 15).
- $t_{av}$  = Average time in avalanche.  
 $D$  = Duty cycle in avalanche =  $t_{av} \cdot f$   
 $Z_{thJC}(D, t_{av})$  = Transient thermal resistance, see Figures 13)


$$\begin{aligned} P_D(\text{ave}) &= 1/2 (1.3 \cdot BV \cdot I_{av}) = \Delta T / Z_{thJC} \\ I_{av} &= 2\Delta T / [1.3 \cdot BV \cdot Z_{th}] \\ E_{AS(AR)} &= P_D(\text{ave}) \cdot t_{av} \end{aligned}$$




**Fig. 17.** Threshold Voltage vs. Temperature




**Fig. 18 -** Typical Recovery Current vs.  $di_f/dt$




**Fig. 19 -** Typical Recovery Current vs.  $di_f/dt$




**Fig. 20 -** Typical Stored Charge vs.  $di_f/dt$




**Fig. 21 -** Typical Stored Charge vs.  $di_f/dt$




**Fig 22. Peak Diode Recovery  $dv/dt$  Test Circuit for N-Channel HEXFET® Power MOSFETs**




**Fig 22a. Unclamped Inductive Test Circuit**




**Fig 22b. Unclamped Inductive Waveforms**




**Fig 23a. Switching Time Test Circuit**



**Fig 23b. Switching Time Waveforms**




**Fig 24a. Gate Charge Test Circuit**




**Fig 24b. Gate Charge Waveform**

## PQFN 5x6 Outline "B" Package Details




For footprint and stencil design recommendations, please refer to application note AN-1154 at  
<http://www.irf.com/technical-info/appnotes/an-1154.pdf>

## PQFN 5x6 Outline "B" Part Marking



Note: For the most current drawing please refer to IR website at: <http://www.irf.com/package/>

**PQFN 5x6 Outline "B" Tape and Reel**

Note: For the most current drawing please refer to IR website at: <http://www.irf.com/package/>

**Qualification information<sup>†</sup>**

Qualification level	Industrial <sup>††</sup> (per JEDEC JESD47F <sup>†††</sup> guidelines )	
Moisture Sensitivity Level	PQFN 5mm x 6mm	MSL1 (per JEDEC J-S-TD-020D <sup>†††</sup> )
RoHS compliant	Yes	

<sup>†</sup> Qualification standards can be found at International Rectifier's web site: <http://www.irf.com/product-info/reliability/>

<sup>††</sup> Higher qualification ratings may be available should the user have such requirements. Please contact your International Rectifier sales representative for further information: <http://www.irf.com/whoto-call/salesrep/>

<sup>†††</sup> Applicable version of JEDEC standard at the time of product release.

Data and specifications subject to change without notice.

International  
**IR** Rectifier

IR WORLD HEADQUARTERS: 101 N. Sepulveda Blvd., El Segundo, California 90245, USA Tel: (310) 252-7105  
TAC Fax: (310) 252-7903

Visit us at [www.irf.com](http://www.irf.com) for sales contact information. 05/2012

[www.irf.com](http://www.irf.com)