Advance Information Intelligent Power Module (IPM) 600 V, 50 A



www.onsemi.com

Overview

This "Inverter Power IPM" is highly integrated device containing all High Voltage (HV) control from HV-DC to 3-phase outputs in a single DIP module (Dual-In line Package). Output stage uses IGBT / FRD technology and implements Under Voltage Protection (UVP) and Over Current Protection (OCP) with a Fault Detection output flag. Internal Boost diodes are provided for high side gate boost drive.

Function

- Single control power supply due to Internal bootstrap circuit for high side pre-driver circuit
- All control input and status output are at low voltage levels directly compatible with microcontrollers
- Cross conduction prevention
- Externally accessible embedded thermistor for substrate temperature measurement
- The level of the over-current protection current is adjustable with the external resistor, "RSD"

Certification

• UL1557 (File Number : E339285)

Specifications

Absolute Maximum Ratings at Tc = 25°C

Parameter	Symbol	Remarks	Ratings	Unit	
Supply voltage	V _{CC}	P to N, surge < 500 V *1	450	V	
Collector-emitter voltage	VCE	P to U, V, W or U, V, W to N	600	V	
Output ourrent	lo	P, N, U, V, W terminal current	±50	^	
Output current	10	P, N, U, V, W terminal current, Tc = 100°C	±25	A	
Output peak current	lop	P, N, U, V, W terminal current, PW = 1 ms	±76	Α	
Pre-driver supply voltage	VD1, 2, 3, 4	VB1 to VS1, VB2 to VS2, VB3 to VS3, V_DD to V_SS $\ ^{*2}$	20	V	
Input signal voltage	VIN	HIN1, 2, 3, LIN1, 2, 3	-0.3 to V _{DD}	V	
FAULT terminal voltage	VFAULT	FAULT terminal	-0.3 to V _{DD}	V	
Maximum loss	Pd	IGBT per channel	67.5	W	
Junction temperature	Tj	IGBT,FRD	150	°C	
Storage temperature	Tstg		-40 to +125	°C	
Operating temperature	Tc	IPM case	-20 to +100	°C	
Tightening torque	MT	A screw part at use M4 type screw *3	1.17	Nm	
Withstand voltage	Vis	50 Hz sine wave AC 1 minute *4	2000	VRMS	

Reference voltage is N terminal = V_{SS} terminal voltage unless otherwise specified.

*1: Surge voltage developed by the switching operation due to the wiring inductance between the P and N terminals.

*2 : Terminal voltage : VD1 = VB1 to VS1, VD2 = VB2 to VS2, VD3 = VB3 to VS3, VD4 = V_{DD} to V_{SS}.

*3 : Flatness of the heat-sink should be 0.25 mm and below.

*4 : Test conditions : AC 2500 V, 1 s.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

ORDERING INFORMATION

See detailed ordering and shipping information on page 14 of this data sheet.

Electrical Characteristics at Tc = 25°C, VD1, VD2, VD3, VD4 = 15 V

Symbol	Cond	100113	- 1 14				
			circuit	Min.	Тур.	Max.	Unit
1.	N/ 000 V/		1	1	1		.
				-	-		μA
IR(BD)	VR(BD) = 600 V		3	-	-		μA
	Ic = 50 A			-			4
Vor(sat)		Lower side	Fig 2	-	2.3	3.2	v
VCE(Sat)	lc = 25 A,	Upper side	FIG.2	-	1.35	-	v
	Tj = 100°C	Lower side		-	1.75	-	1
		Upper side		-	1.8	2.7	
	IF = 50 A	Lower side		-	2.4	3.3	· ·
VF	IF = 25 A	Upper side	- FIG.3	-	1.45	-	V
	Tj = 100°C	Lower side	_	-	1.85	-	-
θj-c(T)	IGBT		-	-	1.5	-	°C/W
θj-c(D)	FWD		-	-	1.8	-	°C/W
` /	1		1	1	1	J	<u> </u>
	VD1, 2, 3 = 15 V	,		-	0.05	0.4	
ID	VD4 = 15 V		Fig.4	-	10	4 0	mA
Vin H			-	2.5	-	-	V
			-	-	-	0.8	V
		00			100		μA
					100		μΑ
-IN-							μ,
ISD	PW = 100 us R	SD = 0.0	Fig 5	57	_	76	А
_			Tig.5	57	-	10	^
				10.6	11.1	11.6	V
				10.4	10.9	11.4	V
					0.2		V
	VFAULT = 0.1 V		-	1	1.5	-	mA
FLTCLR		condition clear	-	18	-	80	ms
Rt	Resistance betw and V _{SS} (20) ter	een the TH(18) minals	-	90	-	110	kΩ
	-			-			
tON	lo = 50 A Induct	ive lead		-	0.7	1.5	μs
tOFF	10 – 50 A, Induct	ive load		-	1.1	2.1	μs
Eon	$l_0 = 50 \text{ A } \text{V}_{00} =$	= 300 V		-	1100	-	μJ
Eoff			Fig.6	-	1220	-	μJ
			_	-		-	μJ
						-	μJ
		80 µH,		-		-	μJ
	$10 = 100^{\circ}$ C	= 300 V		-		-	μJ μJ
Trr	VD = 15 V, L = 2				80	_	ns
RBSOA	$1C = 100^{\circ}C$: 450 V			 Full square		+
ADGOA					i un syudit	-	+
SCSOA	V _{CE} = 400 V, Tc	$= 100^{\circ}$ C		4		1	μs
	ID Vin H Vin L I _{IN+} ISD VddUV+ VBXUV+ VddUV- VBXUV- VddUVH VBXUVH IOSD FLTCLR Rt tON tOFF Eon Eoff Etot Eon Eoff Etot Etot Etot	$\begin{array}{c} \mbox{IR(BD)} & VR(BD) = 600 \ V \\ V_{CE}(sat) & \mbox{Ic} = 50 \ A \\ \mbox{Ic} = 25 \ A, \\ Tj = 100^{\circ}C \\ \hline \mbox{IF} = 25 \ A, \\ Tj = 100^{\circ}C \\ \hline \mbox{O} \\ \hline \mbo$	$\begin{tabular}{ c c c c } \hline R(BD) & VR(BD) = 600 \ V \\ \hline V_{CE}(sat) & \begin{tabular}{ c c c c } lc = 50 \ A & \begin{tabular}{ c c c c } Upper side \\ \hline lc = 25 \ A, & \begin{tabular}{ c c c c } Upper side \\ \hline lc = 25 \ A, & \begin{tabular}{ c c c c } Upper side \\ \hline lr = 25 \ A, & \begin{tabular}{ c c c c } Upper side \\ \hline lr = 25 \ A, & \begin{tabular}{ c c c c } Upper side \\ \hline lr = 25 \ A, & \begin{tabular}{ c c c c c } Upper side \\ \hline lower side \end{tabular} \\ \hline VF & \begin{tabular}{ c c c c c } IGBT & \end{tabular} \\ \hline 0j-c(D) & FWD & \end{tabular} \\ \hline ID & \begin{tabular}{ c c c c c c c } VD1, 2, 3 = 15 \ V & \end{tabular} \\ \hline VD4 = 15 \ V & \end{tabular} \\ \hline VD4 = 15 \ V & \end{tabular} \\ \hline Vin \ L & \end{tabular} \\ IIN & \end{tabular} & VIN = 43.3 \ V & \end{tabular} \\ \hline Vin \ L & \end{tabular} \\ \hline IN & \end{tabular} & VIN = 0 \ V & \end{tabular} \\ \hline ISD & PW = 100 \ \mu s, RSD = 0 \ \Omega & \end{tabular} \\ \hline V_{ddUV+} & \end{tabular} \\ \hline V_{ddUV+$	$\begin{array}{ c c c c } R(BD) & VR(BD) = 600 \lor \\ \hline \mbox{P(CE(sat)} & \begin{tabular}{ c c c } c = 50 \ A & \begin{tabular}{ c c c } Upper side \\ \hline \mbox{Lower side} & \begin{tabular}{ c c c } Upper side \\ \hline \mbox{Lower side} & \begin{tabular}{ c c c } Upper side \\ \hline \mbox{Lower side} & \begin{tabular}{ c c c } Upper side \\ \hline \mbox{Lower side} & \begin{tabular}{ c c c } Upper side \\ \hline \mbox{Lower side} & \begin{tabular}{ c c c } Upper side \\ \hline \mbox{Lower side} & \begin{tabular}{ c c c } Upper side \\ \hline \mbox{Lower side} & \begin{tabular}{ c c c } Upper side \\ \hline \mbox{Lower side} & \end{tabular} \\ \hline \end$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Notes

1. When the internal protection circuit operates, a Fault signal is turned ON (When the Fault terminal is low level, Fault signal is ON state : output form is open DRAIN) but the Fault signal does not latch. After protection operation ends, it returns automatically within about 18 ms to 80 ms and resumes operation beginning condition. So, after Fault signal detection, set all input signals to OFF (Low) at once. However, the operation of pre-drive power supply low voltage protection (UVLO : with hysteresis about 0.2 V) is as follows.

Upper side :

The gate is turned off and will return to regular operation when recovering to the normal voltage, but the latch will continue till the input signal will turn 'low'.

Lower side :

The gate is turned off and will automatically reset when recovering to normal voltage. It does not depend on input signal voltage.


2. When assembling the IPM on the heat sink with M4 type screw, tightening torque range is 0.79 Nm to 1.17 Nm.

3. The pre-drive low voltage protection is the feature to protect devices when the pre-driver supply voltage falls due to an operating malfunction.

Pin Assignment

Pin No.	Name	Description	Pin No.	Name	Description
1	VB1	High side floating supply voltage 1	44	Р	Positive bus input voltage
2	VS1	High side floating supply offset voltage	43	Р	Positive bus input voltage
3	-	Without pin	42	Р	Positive bus input voltage
4	VB2	High side floating supply voltage 2	41	-	Without pin
5	VS2	High side floating supply offset voltage	40	Ν	Negative bus input voltage
6	-	Without pin	39	Ν	Negative bus input voltage
7	VB3	High side floating supply voltage 3	38	Ν	Negative bus input voltage
8	VS3	High side floating supply offset voltage	37	-	Without pin
9	-	Without pin	36	U	U-phase output
10	HIN1	Logic input high side driver-Phase1	35	U	U-phase output
11	HIN2	Logic input high side driver-Phase2	34	U	U-phase output
12	HIN3	Logic input high side driver-Phase3	33	-	Without pin
13	LIN1	Logic input low side driver-Phase1	32	V	V-phase output
14	LIN2	Logic input low side driver-Phase2	31	V	V-phase output
15	LIN3	Logic input low side driver-Phase3	30	V	V-phase output
16	FAULT	Fault out (open drain)	29	-	Without pin
17	ISO	Current monitor pin	28	W	W-phase output
18	TH	Thermistor out	27	W	W-phase output
19	VDD	+15 V main supply	26	W	W-phase output
20	VSS	Negative main supply	25	-	Without pin
21	ISD	Over-current protection level setting pin	24	NC	-
22	NC	-	23	NC	-

Block Diagram




Test Circuit

(The tested phase : U+ shows the upper side of the U phase and U- shows the lower side of the U phase)

■ ICE / IR(BD)

	U+	V+	W+	U-	V-	W-
М	42	42	42	34	30	26
Ν	34	30	26	38	38	38
	U(BD)	V(BD)	W(BD)			
М	1	4	7			
Ν	20	20	20			



■ V_{CE}(sat) (Test by pulse)

■ VF (Test by pulse)

U+

42

34

V+

42

30

W+

42

26

U-

34

38

V-

30

38

W-

26

38

	U+	V+	W+	U-	V-	W-
М	42	42	42	34	30	26
Ν	34	30	26	17	19	21
m	10	11	12	13	14	15





Fig.2






■ ID


Μ

Ν

	VD1	VD2	VD3	VD4
М	1	4	7	19
Ν	2	5	8	20









Switching time (The circuit is a representative example of the lower side U phase)






Fig.6

RB-SOA (The circuit is a representative example of the lower side U phase)









Fig. 8

<u>Notes</u>

- *1: Diagram shows the prevention of shoot-through via control logic. More dead time to account for switching delay needs to be added externally.
- *2 : When V_{DD} decreases all gate output signals will go low and cut off all of 6 IGBT outputs. part. When V_{DD} rises the operation will resume immediately.
- *3 : When the upper side gate voltage at VB1, VB2 and VB3 drops only, the corresponding upper side output is turned off. The outputs return to normal operation immediately after the upper side gat voltage rises.
- *4 : In case of over current detection, all IGBT's are turned off and the FAULT output is asserted. Normal operation resumes in 18 to 80 ms after the over current condition is removed.



FAULT*	HIN1,2,3	LIN1,2,3	U,V,W
1	1	0	Vbus
1	0	1	0
1	0	0	Off
1	1	1	Off
0	Х	Х	Off

* With pulled-up registor






Fig.10

Recommended Operating Conditions at Tc = 25°C

Deremeter	Currential	Conditions		Ratings		l lm it
Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Supply voltage	V _{CC}	P to N	0	280	450	V
Pre-driver supply voltage	VD1, 2, 3	VB1 to VS1, VB2 to VS2, VB3 to VS3	12.5	15	17.5	V
Tre-unver suppry voltage	VD4	V _{DD} to V _{SS} *1	13.5	15	16.5	v
Input ON voltage	VIN(ON)	HIN1, HIN2, HIN3,	3.0	-	V _{DD}	V
Input OFF voltage	VIN(OFF)	LIN1, LIN2, LIN3	0	-	0.8	Ť
PWM frequency	fPWM		1	-	20	kHz
Dead time	DT	Turn-off to turn-on (external)	2	-	-	μs
Allowable input pulse width	PWIN	ON pulse width/OFF pulse width	1	-	-	μs
Tightening torque	MT	'M4' type screw	0.79	-	1.17	Nm

*1 Pre-driver power supply (VD4 = 15 ± 1.5 V) must have the capacity of Io = 20 mA (DC), 0.5 A (Peak).

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Usage Precautions

This IPM includes bootstrap diode and resistors. Therefore, by adding a capacitor "CB", a high side drive voltage is generated; each phase requires an individual bootstrap capacitor. The recommended value of CB is in the range of 1 to 47 µF, however this value needs to be verified prior to production. If selecting the capacitance more than 47 µF (±20%), connect a resistor (about 20 Ω) in series between each 3-phase upper side power supply terminals (VB1, 2, 3) and each bootstrap capacitor.


When not using the bootstrap circuit, each upper side pre-drive power supply requires an external independent power supply.


- 2. It is essential that wirning length between terminals in the snubber circuit be kept as short as possible to reduce the effect of surge voltages. Recommended value of "CS" is in the range of 0.1 to 10 μ F.
- 3. "ISO" (pin 17) is terminal for current monitor. When the pull-down resistor is used, please select it more than 5.6 kΩ.
- 4. "FAULT" (pin 16) is open DRAIN output terminal. (Active Low). Pull up resistor is recommended more than 5.6 kΩ.
- 5. Inside the IPM, a thermistor used as the temperature monitor for internal subatrate is connected between V_{SS} terminal and TH terminal, therefore, an external pull up resistor connected between the TH terminal and an external power supply should be used. The temperature monitor example application is as follows, please refer the Fig.11, and Fig.12 below.
- 6. The pull down resistor of 33 k Ω is provided internally at the signal input terminals. An external resistor of 2.2 k Ω to 3.3 k Ω should be added to reduce the influence of external wiring noise.
- 7. The over-current protection feature is not intended to protect in exceptional fault condition. An external fuse is recommended for safety.
- When "N" and "V_{SS}" terminal are short-circuited on the outside, level that over-current protection (ISD) might be changed from designed value as IPM. Please check it in your set ("N" terminal and "V_{SS}" terminal are connected in IPM).
- The over-current protection function operates normally when an external resistor RSD is connected between ISD and V_{SS} terminals. Be sure to connect this resistor. The level of the overcurrent protection can be changed according to the RSD value.
- 10. When input pulse width is less than 1.0 µs, an output may not react to the pulse. (Both ON signal and OFF signal)

This data shows the example of the application circuit, does not guarantee a design as the mass production set.

The characteristic of thermistor

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Resistance	R ₂₅	Tc = 25°C	97	100	103	kΩ
Resistance	R ₁₀₀	Tc = 100°C	4.93	5.38	5.88	kΩ
B-Constant (25 to 50°C)	В		4165	4250	4335	К
Temperature Range			-40		+125	°C








Fig.12 Variation of temperature sense voltage with thermistor temperature

Maximum Phase current




Fig.13 Maximum sinusoidal phase current as function of switching frequency at Tc = 100°C, V_{CC} = 300 V




Fig. 14 IGBT Turn-on. Typical turn-on waveform at Tc = 100°C, V_{CC} = 300 V, Ic = 25 A




Fig. 15 IGBT Turn-off. Typical turn-off waveform Tc = 100° C, V_{CC} = 300 V, Ic = 25 A

CB capacitor value calculation for bootstrap circuit

Calculate condition

Item	Symbol	Value	Unit
Upper side power supply	VBS	15	V
Total gate charge of output power IGBT at 15 V	Qg	0.47	μC
Upper side power supply low voltage protection	UVLO	12	V
Upper side power dissipation	IDmax	400	μA
ON time required for CB voltage to fall from 15 V to UVLO	Ton-max	-	S

Capacitance calculation formula

CB must not be discharged below to the upper limit of the UVLO - the maximum allowable on-time (Ton-max) of the upper side is calculated as follows :

VBS * CB – Qg – IDmax * Ton-max = UVLO * CB CB = (Qg + IDmax * Ton-max) / (VD – UVLO)

The relationship between Ton-max and CB becomes as follows. CB is recommended to be approximately 3 times the value calculated above. The recommended value of CB is in the range of 1 to 47 μ F, however, the value needs to be verified prior to production.




Fig.16 Ton-max vs CB characteristic


PACKAGE DIMENSIONS


unit : mm

TENTATIVE

Missing Pin : 3, 6, 9, 25, 29, 33, 37, 41

6.0





- note1 : Mark of mirror surface for No.1 pin identification.
- note2 : The form of a character in this drawing differs from that of IPM.
- note3 : This indicates the Lot code. The form of a character in this drawing differs from that of IPM.

ORDERING INFORMATION

Device	Package	Shipping (Qty / Packing)
STK5F1U3E2D-E	TBD (Pb-Free)	6 / Tube

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON geniconductor serves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor and the officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of finertly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the existing and tail capprication shares, and expenses, and reasonable attorney fees arising o