

STP9NK65Z STP9NK65ZFP

N-channel 650 V, 1 Ω, 6.4 A, TO-220, TO-220FP Zener-protected SuperMESH™ Power MOSFET

Features

Order codes	V_{DSS}	R _{DS(on)} max.	I _D	Pw
STP9NK65Z	650 V	< 1.2 Ω	6.4 A	125 W
STP9NK65ZFP	650 V	< 1.2 Ω	6.4 A	30 W

- 100% avalanche tested
- Low input capacitance and gate charge
- Low gate input resistance
- Extremely high dv/dt and avalanche capabilities

Applications

■ Switching applications

Description

These devices are N-channel Zener-protected Power MOSFETs developed using STMicroelectronics' SuperMESH™ technology, achieved through optimization of ST's well established strip-based PowerMESH™ layout. In addition to a significant reduction in onresistance, this device is designed to ensure a high level of dv/dt capability for the most demanding applications.




Figure 1. Internal schematic diagram




Table 1. Device summary

Order codes	Marking	Package	Packaging
STP9NK65Z	P9NK65Z	TO-220	Tube
STP9NK65ZFP	P9NK65ZFP	TO-220FP	Tube

January 2012 Doc ID 8981 Rev 4 1/16

Contents

1	Electrical ratings 3
2	Electrical characteristics4
3	Test circuits6
	3.1 Electrical characteristics (curves)
4	Package mechanical data10
5	Revision history

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Va	Unit	
Symbol	raiametei	TO-220	TO-220FP	Oilit
V _{DS}	Drain-source voltage (V _{GS} = 0)	65	50	V
V _{GS}	Gate- source voltage	±	30	V
I _D	Drain current (continuous) at T _C = 25 °C	6.4	6.4 ⁽¹⁾	Α
I _D	Drain current (continuous) at T _C = 100 °C	4 4 ⁽¹⁾		Α
I _{DM} ⁽²⁾	Drain current (pulsed)	25.6 25.6 ⁽¹⁾		Α
P _{TOT}	Total dissipation at T _C = 25 °C	125	30	W
	Derating factor	1	0.24	W/°C
V _{ESD(G-S)}	Gate source ESD(HBM-C=100 pF, R=1.5 kΩ)	40	00	V
dv/dt (3)	Peak diode recovery voltage slope	4.5		V/ns
V _{ISO}	Insulation withstand voltage (DC)	- 2500		V
T _j	Operating junction temperature	-55 to 150		°C
T _{stg}	Storage temperature	-55 to	o 150	°C

^{1.} Limited only by maximum temperature allowed

Table 3. Thermal data

Symbol	Parameter	Va	Unit		
Symbol	Farameter	TO-220	TO-220FP		
R _{thj-case}	Thermal resistance junction-case max	1 4.2		°C/W	
R _{thj-amb}	Thermal resistance junction-ambient max	62.5		°C/W	
T _I	Maximum lead temperature for soldering purpose	300		°C	

Table 4. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not-repetitive (pulse width limited by $T_{j \text{ max}}$)	6.4	Α
E _{AS}	Single pulse avalanche energy (starting T _j =25 °C, I _D =I _{AR} , V _{DD} =50 V)	200	mJ

^{2.} Pulse width limited by safe operating area

^{3.} $I_{SD} \leq$ 6.4 A, di/dt \leq 200 A/ μ s, $V_{DD} \leq$ 80% $V_{(BR)DSS}$

2 Electrical characteristics

(T_{CASE}=25°C unless otherwise specified)

Table 5. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage (V _{GS} = 0)	I _D = 1 mA	650			V
I _{DSS}		V _{DS} = 650 V V _{DS} = 650 V, @125 °C			1 50	μ Α μ Α
I _{GSS}	Gate-body leakage current (V _{DS} = 0)	V _{GS} = ± 20 V			±10	μА
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 100 \mu A$	3	3.75	4.5	V
R _{DS(on)}	Static drain-source on resistance	$V_{GS} = 10 \text{ V}, I_D = 3.2 \text{ A}$		1	1.2	Ω

Table 6. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
9 _{fs} ⁽¹⁾	Forward transconductance	V _{DS} = 15 V _, I _D = 3.2 A	-	6	-	S
C _{iss} C _{oss} C _{rss}	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 25 \text{ V, f} = 1 \text{ MHz,}$ $V_{GS} = 0$	-	1145 130 28	-	pF pF pF
Coss eq ⁽²⁾ .	Equivalent output capacitance	$V_{GS} = 0$, $V_{DS} = 0$ to 400 V	-	55	-	pF
Q _g Q _{gs} Q _{gd}	Total gate charge Gate-source charge Gate-drain charge	$V_{DD} = 520 \text{ V}, I_{D} = 6.4 \text{ A},$ $V_{GS} = 10 \text{ V}$ (see <i>Figure 3</i>)	-	41 7.5 22	-	nC nC nC

^{1.} Pulsed: pulse duration=300µs, duty cycle 1.5%

Table 7. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)} t _r	Turn-on delay time Rise time	V_{DD} = 325 V, I_{D} = 3.2 A R_{G} = 4.7 Ω V_{GS} = 10 V (see <i>Figure 2</i>)	-	20 12	-	ns ns
t _{d(off)}	Turn-off delay time Fall time	$V_{DD} = 325 \text{ V}, I_{D} = 3.2 \text{ A}$ $R_{G} = 4.7 \Omega V_{GS} = 10 \text{ V}$ (See <i>Figure 2</i>)	-	45 15	-	ns ns

4/16 Doc ID 8981 Rev 4

^{2.} $C_{oss\ eq.}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

Table 8. Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current Source-drain current (pulsed)		-		6.4 25.6	A A
V _{SD} (2)	Forward on voltage	$I_{SD} = 6.4 \text{ A}, V_{GS} = 0$	-		1.6	٧
t _{rr} Q _{rr} I _{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	I_{SD} = 6.4 A, di/dt = 100 A/ μ s V_{DD} = 50 V, T_j = 150 °C (see <i>Figure 4</i>)	-	400 2600 13		ns nC A

- 1. Pulse width limited by safe operating area.
- 2. Pulsed: Pulse duration = 300 μ s, duty cycle 1.5%

Table 9. Gate-source zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
BV _{GSO} ⁽¹⁾	Gate-source breakdown voltage	Igs=±1 mA (open drain)	30	-	-	٧

^{1.} The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

3 Test circuits

Figure 2. Switching times test circuit for resistive load

Figure 3. Gate charge test circuit




Figure 4. Test circuit for inductive load switching and diode recovery times

Figure 5. Unclamped Inductive load test circuit





Figure 6. Unclamped inductive waveform

6/16

Figure 7. Switching time waveform



Doc ID 8981 Rev 4

3.1 Electrical characteristics (curves)

Figure 8. Safe operating area for TO-220

Figure 9. Thermal impedance for TO-220




Figure 10. Safe operating area for TO-220FP

Figure 11. Thermal impedance for TO-220FP




Figure 12. Output characteristics

Figure 13. Transfer characteristics




Figure 14. Transconductance

Figure 15. Static drain-source on resistance




Figure 16. Gate charge vs gate-source voltage Figure 17. Capacitance variations






Figure 18. Normalized gate threshold voltage Figure 19. Normalized on resistance vs vs temperature temperature



8/16 Doc ID 8981 Rev 4

Figure 20. Source-drain diode forward characteristics

Figure 21. Normalized $\mathrm{BV}_{\mathrm{DSS}}$ vs temperature







Figure 22. Maximum avalanche energy vs temperature



4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

Table 10. TO-220 type A mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
Α	4.40		4.60
b	0.61		0.88
b1	1.14		1.70
С	0.48		0.70
D	15.25		15.75
D1		1.27	
E	10		10.40
е	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13		14
L1	3.50		3.93
L20		16.40	
L30		28.90	
ØP	3.75		3.85
Q	2.65		2.95

D D1

L30

b1(X3)

b (X3)

0015988_hypeA_Rev_S

Figure 23. TO-220 type A drawing

Table 11. TO-220FP mechanical data

Dim	mm		
Dim.	Min.	Тур.	Max.
А	4.4		4.6
В	2.5		2.7
D	2.5		2.75
E	0.45		0.7
F	0.75		1
F1	1.15		1.70
F2	1.15		1.70
G	4.95		5.2
G1	2.4		2.7
Н	10		10.4
L2		16	
L3	28.6		30.6
L4	9.8		10.6
L5	2.9		3.6
L6	15.9		16.4
L7	9		9.3
Dia	3		3.2

Figure 24. TO-220FP drawing

5 Revision history

Table 12. Document revision history

Date	Revision	Changes	
11-Sep-2006	2	Complete version	
19-Dec-2007	3	The document has been reformatted	
26-Jan-2012	4	 Minor text changes Modified: Features in cover page Updated: Section 4: Package mechanical data 	

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

16/16 Doc ID 8981 Rev 4

