


## STS1DNC45

# DUAL N-CHANNEL 450V - 4.1Ω - 0.4A SO-8 SuperMESH™ POWER MOSFET

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
STS1DNC45	450 V	< 4.5 Ω	0.4 A

- TYPICAL  $R_{DS}(on) = 4.1\Omega$
- STANDARD OUTLINE FOR EASY AUTOMATED SURFACE MOUNT ASSEMBLY
- GATE CHARGE MINIMIZED




#### **DESCRIPTION**

The SuperMESH™ series is obtained through an extreme optimization of ST's well established strip-based PowerMESH™ layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage MOSFETs including revolutionary MDmesh™ products.

#### **APPLICATIONS**

- SWITCH MODE LOW POWER SUPPLIES (SMPS)
- DC-DC CONVERTERS
- LOW POWER, LOW COST CFL (COMPACT FLUORESCENT LAMPS)
- LOW POWER BATTERY CHARGERS



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	450	V
$V_{DGR}$	Drain-gate Voltage (R <sub>GS</sub> = 20 k $\Omega$ )	450	V
V <sub>GS</sub>	Gate- source Voltage	± 30	V
Ι <sub>D</sub>	Drain Current (continuous) at T <sub>C</sub> = 25°C Drain Current (continuous) at T <sub>C</sub> = 100°C	0.40 0.25	A A
I <sub>DM</sub> (•)	Drain Current (pulsed)	1.6	Α
Ртот	Total Dissipation at $T_C = 25^{\circ}C$ Dual Operation Total Dissipation at $T_C = 25^{\circ}C$ Single Operation	1.6 2	W W
dv/dt(1)	Peak Diode Recovery voltage slope	3	V/ns

<sup>(●)</sup> Pulse width limited by safe operating area

(1) $I_{SD} \le 0.4$  A, di/dt  $\le 100$ A/ $\mu$ s,  $V_{DD} \le V_{(BR)DSS}$ ,  $T_j \le T_{JMAX}$ .

June 2003 1/8

### STS1DNC45

### THERMAL DATA

Rthj-amb(#)	Thermal Resistance Junction-ambient Max Single Operation Thermal Resistance Junction-ambient Max Dual Operation	62.5 78	°C/W
Tj	Max. Operating Junction Temperature	150	°C
T <sub>stg</sub>	Storage Temperature	-65 to 150	°C

<sup>(#)</sup> When Mounted on FR4 board (Steady State)

### **AVALANCHE CHARACTERISTICS**

Symbol	Parameter	Max Value	Unit
I <sub>AR</sub>	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by $T_j$ max)	0.4	А
E <sub>AS</sub>	Single Pulse Avalanche Energy (starting $T_j = 25$ °C, $I_D = I_{AR}$ , $V_{DD} = 50$ V)	30	mJ

# **ELECTRICAL CHARACTERISTICS** ( $T_{CASE} = 25~^{\circ}C$ UNLESS OTHERWISE SPECIFIED) OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0$	450			V
I <sub>DSS</sub>	Zero Gate Voltage	V <sub>DS</sub> = Max Rating			1	μA
	Drain Current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = Max Rating, T <sub>C</sub> = 125 °C			50	μA
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 30V			±100	nA

### ON (1)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 250\mu A$	2.3	3	3.7	V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 0.5 A		4.1	4.5	Ω

### **DYNAMIC**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g <sub>fs</sub> (1)	Forward Transconductance	V <sub>DS</sub> = 25 V, I <sub>D</sub> = 0.5 A		1.1		S
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0$		160		pF
Coss	Output Capacitance			27.5		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			4.7		pF

2/8

### **ELECTRICAL CHARACTERISTICS** (CONTINUED)

### SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on Delay Time	V <sub>DD</sub> = 225 V, I <sub>D</sub> = 0.5 A		6.7		ns
t <sub>r</sub>	Rise Time	$R_G = 4.7\Omega V_{GS} = 10 V$ (see test circuit, Figure 3)		4		ns
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 360 \text{ V}, I_D = 1.5 \text{ A},$ $V_{GS} = 10 \text{ V}$		7 1.3 3.2	10	nC nC nC

### **SWITCHING OFF**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>r(off)</sub> t <sub>f</sub> t <sub>c</sub>	Off-voltage Rise Time Fall Time Cross-over Time	$\begin{split} V_{DD} &= 360 \text{ V, } I_D = 1.5 \text{ A} \\ R_G &= 4.7\Omega, V_{GS} = 10 \text{ V} \\ \text{(see test circuit, Figure 5)} \end{split}$		8.5 12 18		ns ns ns


### SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain Current				0.4	Α
I <sub>SDM</sub> (2)	Source-drain Current (pulsed)				1.6	Α
V <sub>SD</sub> (1)	Forward On Voltage	I <sub>SD</sub> = 0.4 A, V <sub>GS</sub> = 0			1.6	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD}$ = 0.4 A, di/dt = 100A/ $\mu$ s, $V_{DD}$ = 100 V, $T_j$ = 150°C (see test circuit, Figure 5)		225 530 4.7		ns nC A


Note: 1. Pulsed: Pulse duration = 300  $\mu$ s, duty cycle 1.5 %.

2. Pulse width limited by safe operating area.


### Safe Operating Area




### **Thermal Impedance**




### **Output Characteristics**




#### **Transconductance**




### **Gate Charge vs Gate-source Voltage**




### **Transfer Characteristics**



### Static Drain-source On Resistance




### **Capacitance Variations**




4/8


### Normalized Gate Threshold Voltage vs Temp.




### **Source-drain Diode Forward Characteristics**




### Max Id Current vs Tc




### **Normalized On Resistance vs Temperature**



### Normalized BVDSS vs Temperature




#### **Maximum Avalanche Energy vs Temperature**




**47**/<sub>8</sub>

Fig. 1: Unclamped Inductive Load Test Circuit



**Fig. 3:** Switching Times Test Circuit For Resistive Load



**Fig. 5:** Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



6/8

### **SO-8 MECHANICAL DATA**

DIM.		mm			inch			
DIIVI.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
Α			1.75			0.068		
a1	0.1		0.25	0.003		0.009		
a2			1.65			0.064		
a3	0.65		0.85	0.025		0.033		
b	0.35		0.48	0.013		0.018		
b1	0.19		0.25	0.007		0.010		
С	0.25		0.5	0.010		0.019		
c1			45	(typ.)				
D	4.8		5.0	0.188		0.196		
E	5.8		6.2	0.228		0.244		
е		1.27			0.050			
e3		3.81			0.150			
F	3.8		4.0	0.14		0.157		
L	0.4		1.27	0.015		0.050		
М			0.6			0.023		
S			8 (r	nax.)				



**\_\_\_\_** 

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2003 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom - United States. © http://www.st.com

**477**. 8/8