

HVLED807PF

Offline LED driver with primary-sensing and high power factor up to 7 W

Datasheet – production data

Features

- High power factor capability (> 0.9)
- 800 V, avalanche rugged internal 11 Ω power MOSFET
- Internal high-voltage startup
- Primary sensing regulation (PSR)
- +/- 5% accuracy on constant LED output current
- Quasi-resonant (QR) operation
- Optocoupler not needed
- Open or short LED string management
- Automatic self supply

Applications

- AC-DC LED driver bulb replacement lamps up to 7 W, with high power factor
- AC-DC LED drivers up to 7 W

Description

The HVLED807PF is a high-voltage primary switcher intended to operate directly from the rectified mains with minimum external parts and enabling high power factor (> 0.90) to provide an efficient, compact and cost effective solution for LED driving. It combines a high-performance lowvoltage PWM controller chip and an 800 V, avalanche-rugged Power MOSFET, in the same package. There is no need for an optocoupler thanks to the patented primary sensing regulation (PSR) technique. The device assures protection against LED string fault (open or short).




Table 1.Device summary


Order code	Package	Packaging	
HVLED807PF	SO16N	Tube	
HVLED807PFTR	501010	Tape & Reel	

This is information on a product in full production.


Contents


1	Prin	Principle application circuit and block diagram		
	1.1	Principle application circuit 3		
	1.2	Block diagram		
2	Pin	description and connection diagrams6		
	2.1	Pin description		
	2.2	Thermal data		
3	Elec	trical specifications8		
	3.1	Absolute maximum ratings 8		
	3.2	Electrical characteristics 8		
4	Devi	ce description		
5	Pack	age information		
6	Revi	sion history		





HVLED807PF





1.2 **Block diagram**

Doc ID 023464 Rev 2

5/18

Principle application circuit and block diagram

2 Pin description and connection diagrams




Figure 4. Pin connection (top view)

2.1 Pin description

	Name	Function
1	SOURCE	Source connection of the internal power section.
2	CS	Current sense input. Connect this pin to the SOURCE pin (through an R1 resistor) to sense the current flowing in the MOSFET through an R _{SENSE} resistor connected to GND. The CS pin is also connected through dedicated ROS, RPF resistors to the input and auxiliary voltage, in order to modulate the input current flowing in the MOSFET according to the input voltage and therefore achieving a high power factor. See dedicated section for more details. The resulting voltage is compared with the voltage on the ILED pin to determine MOSFET turn-off. The pin is equipped with 250 ns blanking time after the gate- drive output goes high for improved noise immunity. If a second comparison level located at 1 V is exceeded, the IC is stopped and restarted after V _{CC} has dropped below 5 V.
3	VCC	Supply voltage of the device. A capacitor, connected between this pin and ground, is initially charged by the internal high-voltage startup generator; when the device is running, the same generator keeps it charged in case the voltage supplied by the auxiliary winding is not sufficient. This feature is disabled in case a protection is tripped. A small bypass capacitor (100 nF typ.) to GND may be useful to get a clean bias voltage for the signal part of the IC.



N.	Name	Function
4	GND	Ground. Current return for both the signal part of the IC and the gate drive. All of the ground connections of the bias components should be tied to a trace going to this pin and kept separate from any pulsed current return.
5	ILED	Constant current (CC) regulation loop reference voltage. An external capacitor C_{LED} is connected between this pin and GND. An internal circuit develops a voltage on this capacitor that is used as the reference for the MOSFET's peak drain current during CC regulation. The voltage is automatically adjusted to keep the average output current constant.
6	DMG	Transformer demagnetization sensing for quasi-resonant operation and output voltage monitor. A negative-going edge triggers the MOSFET turn-on, to achieve quasi-resonant operation (zero voltage switching). The pin voltage is also sampled-and-held right at the end of transformer demagnetization to get an accurate image of the output voltage to be fed to the inverting input of the internal, transconductance-type, error amplifier, whose non-inverting input is referenced to 2.5 V. The maximum I_{DMG} sunk/sourced current must not exceed ± 2 mA (AMR) in all the Vin range conditions. No capacitor is allowed between the pin and the auxiliary transformer.
7	COMP	Output of the internal transconductance error amplifier. The compensation network is placed between this pin and GND to achieve stability and good dynamic performance of the voltage control loop.
8	N.a.	Not available. These pins must be connected to GND.
9-11	N.a.	Not available. These pins must be left not connected.
12	N.c.	Not internally connected. Provision for clearance on the PCB to meet safety requirements.
13 to 16	DRAIN	Drain connection of the internal power section. The internal high-voltage startup generator sinks current from this pin as well. Pins connected to the internal metal frame to facilitate heat dissipation.

Table 2.	Pin description	(continued)
----------	-----------------	-------------

2.2 Thermal data

Table 3.	Thermal data
	incrinal auta

Symbol	Parameter	Max. value	Unit
R _{thJP}	Thermal resistance, junction-to-pin	10	°C/W
R _{thJA}	Thermal resistance, junction-to-ambient	110	°C/W
P _{TOT}	Maximum power dissipation at $T_A = 50 \ ^{\circ}C$	0.9	W
T _{MAX}	Maximum junction temperature	150	°C
T _{STG}	Storage temperature range	-55 to 150	°C
TJ	Junction temperature range	-40 to 125	°C



3 Electrical specifications

3.1 Absolute maximum ratings

Symbol	Pin	Parameter	Value	Unit
V _{DS}	1, 13-16	Drain-to-source (ground) voltage	-1 to 800	V
۱ _D	1, 13-16	Drain current ⁽¹⁾	1	А
Eav	1, 13-16	Single-pulse avalanche energy (Tj = 25 °C, I _D = 0.7 A)	50	mJ
Vcc	3	Supply voltage (Icc < 25 mA)	Self limiting	V
I _{DMG}	6	Zero current detector current	±2	mA
V _{CS}	2	Current sense analog input	-0.3 to 3.6	V
Vcomp	7	Analog input	-0.3 to 3.6	V

Table 4. Absolute maximum ratings

1. Limited by maximum temperature allowed.

3.2 Electrical characteristics

Table 5.Electrical characteristics^{(1) (2)}

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
Power section	Power section					
V _{(BR)DSS}	Drain-source breakdown	$I_D < 100 \ \mu A; Tj = 25 \ ^\circ C$	800			V
I _{DSS}	OFF-state drain current	V _{DS} = 750 V; Tj = 125 °C ⁽³⁾ , see <i>Figure 5</i>			80	μA
	Drain-source ON-state	Id=250 mA; Tj = 25 °C		6	7.4	
R _{DS(on)}	resistance	Id=250 mA; Tj = 125 °C (3)			14.8	Ω
C _{OSS}	Effective (energy-related) output capacitance	⁽³⁾ See <i>Figure 6</i>				
High-voltage s	tartup generator					
V _{START}	Min. drain start voltage	I _{charge} < 100 μA	40	50	60	V
I _{CHARGE}	Vcc startup charge current	V _{DRAIN} > V _{Start} ; Vcc < Vcc _{On} Tj = 25 °C	4	5.5	7	mA
		V _{DRAIN} > V _{Start} ; Vcc < Vcc _{On}		+/- 10%	•	
V	Vcc restart voltage	(4)	9.5	10.5	11.5	V
V _{CC_RESTART}	(Vcc falling)	After protection tripping		5		



Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
Supply voltage))	1				
Vcc	Operating range	After turn-on	11.5		23	
V _{CC_ON}	Turn-on threshold	(4)	12	13	14	V
V_{CC_OFF}	Turn-off threshold	(4)	9	10	11	V
VZ	Internal Zener voltage	lcc = 20 mA	23	25	27	V
Supply current	t					
I _{CC_START-UP}	Startup current	See Figure 7		200	300	μA
lq	Quiescent current	See Figure 8		1	1.4	mA
I _{CC}	Operating supply current at 50 kHz	See Figure 9		1.4	1.7	mA
Iq _(fault)	Fault quiescent current	See Figure 10		250	350	μA
Startup timer	•	•				
T _{START}	Start timer period		105	140	175	μs
T _{RESTART}	Restart timer period during burst mode		420	500	700	μs
Demagnetizati	on detector					
I _{Dmgb}	Input bias current	V _{DMG} = 0.1 to 3 V		0.1	1	μA
V _{DMGH}	Upper clamp voltage	I _{DMG} = 1 mA	3.0	3.3	3.6	V
V _{DMGL}	Lower clamp voltage	I _{DMG} = - 1 mA	-90	-60	-30	mV
V _{DMGA}	Arming voltage	Positive-going edge	100	110	120	mV
V _{DMGT}	Triggering voltage	Negative-going edge	50	60	70	mV
Τ	Trigger blanking time after	$V_{COMP} \ge 1.3 V$		6		116
T _{BLANK}	MOSFET turn-off	$V_{COMP} = 0.9 V$		30		μs
Line feedforwa	ard					
R _{FF}	Equivalent feedforward resistor	I _{DMG} = 1 mA		45		Ω
Transconducta	ance error amplifier					
		[⊤] j = 25 °C	2.45	2.51	2.57	
V _{REF}	Voltage reference	⁽³⁾ Tj = -25 to 125 °C and Vcc = 12 V to 23 V	2.4		2.6	V
gm	Transconductance	ΔI _{COMP} = ± 10 μA V _{COMP} = 1.65 V	1.3	2.2	3.2	ms
Gv	Voltage gain	⁽⁵⁾ Open loop		73		dB
GB	Gain-bandwidth product	(5)		500		KHz

 Table 5.
 Electrical characteristics^{(1) (2)} (continued)



Parameter	Test condition	Min.	Тур.	Max.	Unit
Source current	V _{DMG} = 2.3 V, V _{COMP} = 1.65 V	70	100		μA
Sink current	V _{DMG} = 2.7 V, V _{COMP} = 1.65 V	400	750		μA
Upper COMP voltage	V _{DMG} = 2.3 V		2.7		V
Lower COMP voltage	V _{DMG} = 2.7 V		0.7		V
Burst-mode threshold			1		V
Burst-mode hysteresis			65		mV
nce		•			
Maximum value	$V_{COMP} = V_{COMPL}$	1.5	1.6	1.7	V
Current reference voltage		0.192	0.2	0.208	V
)		•			
Leading-edge blanking	(5)		330		ns
Delay-to-output (H-L)			90	200	ns
Max. clamp value	⁽⁴⁾ dVcs/dt = 200 mV/µs	0.7	0.75	0.8	V
Hiccup-mode OCP level	(4)	0.92	1	1.08	V
	Source current Sink current Upper COMP voltage Lower COMP voltage Burst-mode threshold Burst-mode hysteresis nce Maximum value Current reference voltage Leading-edge blanking Delay-to-output (H-L) Max. clamp value	Source current $V_{DMG} = 2.3 \text{ V},$ $V_{COMP} = 1.65 \text{ V}$ Sink current $V_{DMG} = 2.7 \text{ V},$ $V_{COMP} = 1.65 \text{ V}$ Upper COMP voltage $V_{DMG} = 2.3 \text{ V}$ Lower COMP voltage $V_{DMG} = 2.7 \text{ V}$ Burst-mode thresholdBurst-mode thresholdBurst-mode hysteresis $V_{COMP} = V_{COMPL}$ Current reference voltage $V_{COMP} = V_{COMPL}$ Leading-edge blanking ${}^{(5)}$ Delay-to-output (H-L) ${}^{(4)} \text{ dVcs/dt} = 200 \text{ mV/}\mu\text{s}$	Source current $V_{DMG} = 2.3 \text{ V}, \\ V_{COMP} = 1.65 \text{ V}$ 70Sink current $V_{DMG} = 2.7 \text{ V}, \\ V_{COMP} = 1.65 \text{ V}$ 400Upper COMP voltage $V_{DMG} = 2.3 \text{ V}$ 400Lower COMP voltage $V_{DMG} = 2.3 \text{ V}$ 400Burst-mode threshold99Burst-mode hysteresis91000000000000000000000000000000000000	Source current $V_{DMG} = 2.3 \text{ V}, \\ V_{COMP} = 1.65 \text{ V}$ 70100Sink current $V_{DMG} = 2.7 \text{ V}, \\ V_{COMP} = 1.65 \text{ V}$ 400750Upper COMP voltage $V_{DMG} = 2.3 \text{ V}$ 2.7Lower COMP voltage $V_{DMG} = 2.7 \text{ V}$ 0.7Burst-mode threshold1Burst-mode hysteresis65nce1.51.6Current reference voltage0.1920.2Leading-edge blanking $^{(5)}$ 330Delay-to-output (H-L)90Max. clamp value $^{(4)} dVcs/dt = 200 \text{ mV/}\mus$ 0.7	Source current $V_{DMG} = 2.3 \text{ V}, V_{COMP} = 1.65 \text{ V}$ 70 100 Sink current $V_{DMG} = 2.7 \text{ V}, V_{COMP} = 1.65 \text{ V}$ 400 750 Upper COMP voltage $V_{DMG} = 2.3 \text{ V}$ 2.7 100 Lower COMP voltage $V_{DMG} = 2.3 \text{ V}$ 0.7 100 Burst-mode threshold 1 1 1 Burst-mode hysteresis 65 11 nce 1.5 1.6 1.7 Current reference voltage 0.192 0.2 0.208 Leading-edge blanking (⁵) 330 10 Delay-to-output (H-L) 90 200 1.75 0.8

 Table 5.
 Electrical characteristics^{(1) (2)} (continued)

1. Vcc=14 V (unless otherwise specified).


 Limits are production tested at Tj=Ta=25 °C, and are guaranteed by statistical characterization in the range Tj 25-125 °C.

3. Not production tested, guaranteed statistical characterization only.

4. Parameters tracking each other (in the same section).

5. Guaranteed by design.

Figure 5. OFF-state drain and source current test circuit





Note: The measured IDSS is the sum between the current across the startup resistor and the effective MOSFET's OFF-state drain current.




57


Figure 6. **COSS output capacitance variation**














Figure 9. Operating supply current test circuit

Note:

The circuit across the DMG pin is used for switch-on synchronization.




Figure 10. Quiescent current during fault test circuit



4 Device description

The HVLED807PF is a high-voltage primary switcher intended to operate directly from the rectified mains with minimum external parts to provide high power factor (> 0.90) and an efficient, compact and cost effective solution for LED driving. It combines a high-performance low-voltage PWM controller chip and an 800 V, avalanche-rugged Power MOSFET, in the same package.

The PWM is a current-mode controller IC specifically designed for ZVS (zero voltage switching) flyback LED drivers, with constant output current (CC) regulation using primary sensing feedback (PSR). This eliminates the need for the optocoupler, the secondary voltage reference, as well as the current sense on the secondary side, while still maintaining a good LED current accuracy. Moreover, it guarantees a safe operation when short-circuit of one or more LEDs occurs.

The device can also provide a constant output voltage regulation (CV): it allows the application to be able to work safely when the LED string opens due to a failure.

In addition, the device offers the shorted secondary rectifier (i.e. LED string shorted due to a failure) or transformer saturation detection.

Quasi-resonant operation is achieved by means of a transformer demagnetization sensing input that triggers MOSFET turn-on. This input serves also as both output voltage monitor, to perform CV regulation, and input voltage monitor, to achieve mains-independent CC regulation (line voltage feedforward).

The maximum switching frequency is top-limited below 166 kHz, so that at medium-light load a special function automatically lowers the operating frequency still maintaining the operation as close to ZVS as possible. At very light load, the device enters a controlled burst-mode operation that, along with the built-in high-voltage startup circuit and the low operating current of the device, helps minimize the residual input consumption.

Although an auxiliary winding is required in the transformer to correctly perform CV/CC regulation, the chip is able to power itself directly from the rectified mains. This is useful especially during CC regulation, where the flyback voltage generated by the winding drops.




5 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK is an ST trademark.

Dim.	mm		
	Min.	Тур.	Max.
А			1.75
A1	0.10		0.25
A2	1.25		
b	0.31		0.51
С	0.17		0.25
D	9.80	9.90	10.00
Е	5.80	6.00	6.20
E1	3.80	3.90	4.00
е		1.27	
h	0.25		0.50
L	0.40		1.27
k	0		8°
CCC			0.10

Figure 11. SO16N mechanical data







Doc ID 023464 Rev 2




Figure 13. SO16N recommended footprint (dimensions are in mm)



Doc ID 023464 Rev 2



6 Revision history

Table 6.Document revision history

Date	Revision	Changes	
26-Jul-2012	1	Initial release.	
29-Aug-2012	2	Added Table 2: Pin description on page 6.	



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

Doc ID 023464 Rev 2

