



QUAD CHANNEL HIGH SIDE DRIVER

Table 1. General Features

Type	R _{DS(on)}	I _{out}	V _{CC}
VNQ830M-E	60mΩ (*)	6A (*)	36V

(*) Per each channel


- CMOS COMPATIBLE INPUTS
- OPEN DRAIN STATUS OUTPUTS
- ON STATE OPEN LOAD DETECTION
- OFF STATE OPEN LOAD DETECTION
- SHORTED LOAD PROTECTION
- UNDERVOLTAGE AND OVERVOLTAGE SHUTDOWN
- LOSS OF GROUND PROTECTION
- VERY LOW STAND-BY CURRENT
- REVERSE BATTERY PROTECTION (**)
- IN COMPLIANCE WITH THE 2002/95/EC EUROPEAN DIRECTIVE

DESCRIPTION

The VNQ830M-E is a quad HSD formed by assembling two VND830M-E chips in the same SO-28 package. The VND830M-E is a monolithic device made by using STMicroelectronics VIPower M0-3 Technology. The VNQ830M-E is intended for driving any type of multiple loads with one side connected to ground.

Active V_{CC} pin voltage clamp protects the device against low energy spikes (see ISO7637 transient compatibility table).

Figure 1. Package



Active current limitation combined with thermal shutdown and automatic restart protects the device against overload.

The device detects open load condition both in on and off state. The openload threshold is aimed at detecting the 5W/12V standard bulb as an openload fault in the on state. Output shorted to V_{CC} is detected in the off state. Device automatically turns off in case of ground pin disconnection

Table 2. Order Codes

Package	Tube	Tape and Reel
SO-28	VNQ830M-E	VNQ830MTR-E

Note: (**) See application schematic at page 10

Figure 2. Block Diagram




Table 3. Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage	41	V
- V _{CC}	Reverse DC Supply Voltage	- 0.3	V
- I _{GND}	DC Reverse Ground Pin Current	- 200	mA
I _{OUT}	DC Output Current	Internally Limited	A
- I _{OUT}	Reverse DC Output Current	- 6	A
I _{IN}	DC Input Current	+/- 10	mA
I _{STAT}	DC Status Current	+/- 10	mA
V _{ESD}	Electrostatic Discharge (Human Body Model: R=1.5KΩ; C=100pF)		
	- INPUT	4000	V
	- STATUS	4000	V
	- OUTPUT	5000	V
	- V _{CC}	5000	V
P _{tot}	Power Dissipation T _{pins} =25°C	6.25	W
E _{MAX}	Maximum Switching Energy (L=1mH; R _L =0Ω; V _{bat} =13.5V; T _{jstart} =150°C; I _L =10.5A)	77	mJ
T _j	Junction Operating Temperature	Internally Limited	°C
T _{stg}	Storage Temperature	- 55 to 150	°C

Figure 3. Configuration Diagram (Top View) & Suggested Connections for Unused and N.C. Pins




Figure 4. Current and Voltage Conventions




Table 4. Thermal Data (Per island)

Symbol	Parameter	Value		Unit
$R_{thj-lead}$	Thermal Resistance Junction-lead per chip	20		$^{\circ}C/W$
$R_{thj-amb}$	Thermal Resistance Junction-ambient	60 ⁽¹⁾	44 ⁽²⁾	$^{\circ}C/W$
$R_{thj-amb}$	Thermal Resistance Junction-ambient (two chips ON)	46 ⁽¹⁾	31 ⁽²⁾	$^{\circ}C/W$

Note: 1. When mounted on a standard single-sided FR-4 board with 0.5cm² of Cu (at least 35μm thick) connected to all V_{CC} pins. Horizontal mounting and no artificial air flow

Note: 2. When mounted on a standard single-sided FR-4 board with 6cm² of Cu (at least 35μm thick) connected to all V_{CC} pins. Horizontal mounting and no artificial air flow

ELECTRICAL CHARACTERISTICS(8V < V_{CC} < 36V; -40°C < T_j < 150°C, unless otherwise specified)

(Per each channel)

Table 5. Power Output

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _{CC} (**)	Operating Supply Voltage		5.5	13	36	V
V _{USD} (**)	Undervoltage Shut-down		3	4	5.5	V
V _{OV} (**)	Overvoltage Shut-down		36			V
R _{on}	On State Resistance	I _{OUT} =2A; T _j =25°C I _{OUT} =2A; V _{CC} >8V			60 120	mΩ mΩ
I _S (**)	Supply Current	Off State; V _{CC} =13V; V _{IN} =V _{OUT} =0V		12	40	μA
		Off State; V _{CC} =13V; V _{IN} =V _{OUT} =0V; T _j =25°C		12	25	μA
		On State; V _{CC} =13V; V _{IN} =5V; I _{OUT} =0A		5	7	mA
I _{L(off1)}	Off State Output Current	V _{IN} =V _{OUT} =0V	0		50	μA
I _{L(off2)}	Off State Output Current	V _{IN} =0V; V _{OUT} =3.5V	-75		0	μA
I _{L(off3)}	Off State Output Current	V _{IN} =V _{OUT} =0V; V _{CC} =13V; T _j =125°C			5	μA
I _{L(off4)}	Off State Output Current	V _{IN} =V _{OUT} =0V; V _{CC} =13V; T _j =25°C			3	μA

Note: (**) Per island

Table 6. Protection (Per each channel) (See note 1)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
T _{TSD}	Shut-down Temperature		150	175	200	°C
T _R	Reset Temperature		135			°C
T _{hyst}	Thermal Hysteresis		7	15		°C
t _{SDL}	Status Delay in Overload Conditions	T _j >T _{TSD}			20	μs
I _{lim}	Current limitation	5.5V < V _{CC} < 36V	6	10.5	15 15	A A
V _{demag}	Turn-off Output Clamp Voltage	I _{OUT} =2A; L=6mH	V _{CC} -41	V _{CC} -48	V _{CC} -55	V

Note: 1. To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles

Table 7. V_{CC} - Output Diode (Per each channel)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V _F	Forward on Voltage	-I _{OUT} =1.3A; T _j =150°C			0.6	V

ELECTRICAL CHARACTERISTICS (continued)

Table 8. Status Pin (Per each channel)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V _{STAT}	Status Low Output Voltage	I _{STAT} =1.6mA			0.5	V
I _{LSTAT}	Status Leakage Current	Normal Operation; V _{STAT} =5V			10	μA
C _{STAT}	Status Pin Input Capacitance	Normal Operation; V _{STAT} =5V			100	pF
V _{SCL}	Status Clamp Voltage	I _{STAT} =1mA	6	6.8	8	V
		I _{STAT} =-1mA		-0.7		V

Table 9. Switching (Per each channel) (V_{CC}=13V)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
t _{d(on)}	Turn-on Delay Time	R _L =6.5Ω from V _{IN} rising edge to V _{OUT} =1.3V		30		μs
t _{d(off)}	Turn-off Delay Time	R _L =6.5Ω from V _{IN} falling edge to V _{OUT} =11.7V		30		μs
dV _{OUT} /dt _(on)	Turn-on Voltage Slope	R _L =6.5Ω from V _{OUT} =1.3V to V _{OUT} =10.4V		See relative diagram		V/μs
dV _{OUT} /dt _(off)	Turn-off Voltage Slope	R _L =6.5Ω from V _{OUT} =11.7V to V _{OUT} =1.3V		See relative diagram		V/μs

Table 10. Openload Detection (Per each channel)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
I _{OL}	Openload ON State Detection Threshold	V _{IN} =5V	0.6	0.9	1.2	A
t _{DOL(on)}	Openload ON State Detection Delay	I _{OUT} =0A			200	μs
V _{OL}	Openload OFF State Voltage Detection Threshold	V _{IN} =0V	1.5	2.5	3.5	V
t _{DOL(off)}	Openload Detection Delay at Turn Off				1000	μs

Table 11. Logic Input (Per each channel)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V _{IL}	Input Low Level				1.25	V
I _{IL}	Low Level Input Current	V _{IN} =1.25V	1			μA
V _{IH}	Input High Level		3.25			V
I _{IH}	High Level Input Current	V _{IN} =3.25V			10	μA
V _{I(hyst)}	Input Hysteresis Voltage		0.5			V
V _{ICL}	Input Clamp Voltage	I _{IN} =1mA	6	6.8	8	V
		I _{IN} =-1mA		-0.7		V

Table 12. Truth Table

CONDITIONS	INPUT	OUTPUT	SENSE
Normal Operation	L H	L H	H H
Current Limitation	L H H	L X X	H ($T_j < T_{TSD}$) H ($T_j > T_{TSD}$) L
Overtemperature	L H	L L	H L
Undervoltage	L H	L L	X X
Overvoltage	L H	L L	H H
Output Voltage > V_{OL}	L H	H H	L H
Output Current < I_{OL}	L H	L H	H L

Figure 5.




Figure 6. Switching time Waveforms




Table 13. Electrical Transient Requirements On V_{CC} Pin

ISO T/R 7637/1 Test Pulse	TEST LEVELS				Delays and Impedance
	I	II	III	IV	
1	-25 V	-50 V	-75 V	-100 V	2 ms 10 Ω
2	+25 V	+50 V	+75 V	+100 V	0.2 ms 10 Ω
3a	-25 V	-50 V	-100 V	-150 V	0.1 μs 50 Ω
3b	+25 V	+50 V	+75 V	+100 V	0.1 μs 50 Ω
4	-4 V	-5 V	-6 V	-7 V	100 ms, 0.01 Ω
5	+26.5 V	+46.5 V	+66.5 V	+86.5 V	400 ms, 2 Ω

ISO T/R 7637/1 Test Pulse	TEST LEVELS RESULTS			
	I	II	III	IV
1	C	C	C	C
2	C	C	C	C
3a	C	C	C	C
3b	C	C	C	C
4	C	C	C	C
5	C	E	E	E

CLASS	CONTENTS
C	All functions of the device are performed as designed after exposure to disturbance.
E	One or more functions of the device is not performed as designed after exposure and cannot be returned to proper operation without replacing the device.

Figure 7. Waveforms





Figure 8. Application Schematic



Note: Channels 3 & 4 have the same internal circuit as channel 1 & 2.

GND PROTECTION NETWORK AGAINST REVERSE BATTERY

Solution 1: Resistor in the ground line (R_{GND} only). This can be used with any type of load.

The following is an indication on how to dimension the R_{GND} resistor.

$$1) R_{GND} \leq 600\text{mV} / 2(I_{S(on)max})$$

$$2) R_{GND} \geq (-V_{CC}) / (-I_{GND})$$

where $-I_{GND}$ is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device's datasheet.

Power Dissipation in R_{GND} (when $V_{CC} < 0$: during reverse battery situations) is:

$$P_D = (-V_{CC})^2 / R_{GND}$$

This resistor can be shared amongst several different HSD. Please note that the value of this resistor should be calculated with formula (1) where $I_{S(on)max}$ becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not common with the device ground then the R_{GND} will produce a shift ($I_{S(on)max} * R_{GND}$) in the input thresholds and the status output values. This shift will vary depending on how many devices are ON in the case of several high side drivers sharing the same R_{GND} .

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then the ST suggests to utilize Solution 2.

Solution 2: A diode (D_{GND}) in the ground line.

A resistor (R_{GND}=1kΩ) should be inserted in parallel to D_{GND} if the device will be driving an inductive load.

This small signal diode can be safely shared amongst several different HSD. Also in this case, the presence of the ground network will produce a shift (≈600mV) in the input threshold and the status output values if the microprocessor ground is not common with the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.

Series resistor in INPUT and STATUS lines are also required to prevent that, during battery voltage transient, the current exceeds the Absolute Maximum Rating.

Safest configuration for unused INPUT and STATUS pin is to leave them unconnected.

LOAD DUMP PROTECTION

D_{Id} is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds V_{CC} max DC rating. The same applies if the device will be subject to transients on the V_{CC} line that are greater than the ones shown in the ISO T/R 7637/1 table.

μC I/Os PROTECTION:

If a ground protection network is used and negative transients are present on the V_{CC} line, the control pins will be pulled negative. ST suggests to insert a resistor (R_{prot}) in line to prevent the μC I/Os pins to latch-up.

The value of these resistors is a compromise between the leakage current of μC and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of μC I/Os.

$$-V_{CCpeak}/I_{latchup} \leq R_{prot} \leq (V_{OH\mu C} - V_{IH} - V_{GND}) / I_{IHmax}$$

Calculation example:

For V_{CCpeak} = -100V and I_{latchup} ≥ 20mA; V_{OHμC} ≥ 4.5V
 5kΩ ≤ R_{prot} ≤ 65kΩ.

Recommended R_{prot} value is 10kΩ.

OPEN LOAD DETECTION IN OFF STATE

Off state open load detection requires an external pull-up resistor (R_{PU}) connected between OUTPUT pin and a positive supply voltage (V_{PU}) like the +5V line used to supply the microprocessor.

The external resistor has to be selected according to the following requirements:

1) no false open load indication when load is connected: in this case we have to avoid V_{OUT} to be higher than V_{OLmin}; this results in the following condition
 $V_{OUT} = (V_{PU} / (R_L + R_{PU})) R_L < V_{OLmin}$.

2) no misdetection when load is disconnected: in this case the V_{OUT} has to be higher than V_{OLmax}; this results in the following condition $R_{PU} < (V_{PU} - V_{OLmax}) / I_{L(off2)}$.

Because I_{s(OFF)} may significantly increase if V_{out} is pulled high (up to several mA), the pull-up resistor R_{PU} should be connected to a supply that is switched OFF when the module is in standby.

The values of V_{OLmin}, V_{OLmax} and I_{L(off2)} are available in the Electrical Characteristics section.

Figure 9. Open Load detection in off state




Figure 10. Off State Output Current




Figure 13. High Level Input Current




Figure 11. Input Clamp Voltage




Figure 14. Status Leakage Current




Figure 12. Status Low Output Voltage




Figure 15. Status Clamp Voltage




Figure 16. Overvoltage Shutdown




Figure 19. I_{LIM} Vs T_{case}




Figure 17. Turn-on Voltage Slope




Figure 20. Turn-off Voltage Slope




Figure 18. On State Resistance Vs T_{case}




Figure 21. On State Resistance Vs V_{CC}




Figure 22. Input High Level




Figure 25. Input Low Level




Figure 23. Openload On State Detection Threshold




Figure 26. Openload Off State Detection Threshold




Figure 24. Input Hysteresis Voltage





Figure 27. Maximum turn off current versus load inductance




- A = Single Pulse at $T_{Jstart}=150^{\circ}C$
- B= Repetitive pulse at $T_{Jstart}=100^{\circ}C$
- C= Repetitive Pulse at $T_{Jstart}=125^{\circ}C$

Values are generated with $R_L=0\Omega$

In case of repetitive pulses, T_{Jstart} (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves B and C.

Conditions:
 $V_{CC}=13.5V$



SO-28 Double Island Thermal Data

Figure 28. Double Island PC Board




Table 14. Thermal Calculation According To The Pcb Heatsink Area

Chip 1	Chip 2	T_{jchip1}	T_{jchip2}	Note
ON	OFF	$R_{thA} \times P_{dchip1} + T_{amb}$	$R_{thC} \times P_{dchip1} + T_{amb}$	
OFF	ON	$R_{thC} \times P_{dchip2} + T_{amb}$	$R_{thA} \times P_{dchip2} + T_{amb}$	
ON	ON	$R_{thB} \times (P_{dchip1} + P_{dchip2}) + T_{amb}$	$R_{thB} \times (P_{dchip1} + P_{dchip2}) + T_{amb}$	$P_{dchip1}=P_{dchip2}$
ON	ON	$(R_{thA} \times P_{dchip1}) + R_{thC} \times P_{dchip2} + T_{amb}$	$(R_{thA} \times P_{dchip2}) + R_{thC} \times P_{dchip1} + T_{amb}$	$P_{dchip1} \neq P_{dchip2}$

R_{thA} = Thermal resistance Junction to Ambient with one chip ON

R_{thB} = Thermal resistance Junction to Ambient with both chips ON and $P_{dchip1}=P_{dchip2}$

R_{thC} = Mutual thermal resistance

Figure 29. $R_{thj-amb}$ Vs. PCB Copper Area In Open Box Free Air Condition




Figure 30. SO-28 Thermal Impedance Junction Ambient Single Pulse





Figure 31. Thermal fitting model of a double channel HSD in SO-28



Pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1 - \delta)$$

where $\delta = t_p/T$

Table 15. Thermal Parameter

Area/island (cm ²)	0.5	6
R1=R7=R13=R15 (°C/W)	0.05	
R2=R8=R14=R16 (°C/W)	0.3	
R3=R9 (°C/W)	3.4	
R4=R10 (°C/W)	11	
R5=R11 (°C/W)	15	
R6=R12 (°C/W)	30	13
C1=C7=C13=C15 (W.s/°C)	0.001	
C2=C8=C14=C16 (W.s/°C)	5.00E-03	
C3=C9 (W.s/°C)	1.00E-02	
C4=C10 (W.s/°C)	0.2	
C5=C11 (W.s/°C)	1.5	
C6=C12 (W.s/°C)	5	8
R17=R18 (°C/W)	150	

PACKAGE MECHANICAL

Table 16. SO-28 Mechanical Data

Symbol	millimeters		
	Min	Typ	Max
A			2.65
a1	0.10		0.30
b	0.35		0.49
b1	0.23		0.32
C		0.50	
c1		45° (typ.)	
D	17.7		18.1
E	10.00		10.65
e		1.27	
e3		16.51	
F	7.40		7.60
L	0.40		1.27
S		8° (max.)	

Figure 32. SO-28 Package Dimensions




Figure 33. SO-28 Tube Shipment (No Suffix)





Figure 34. Tape And Reel Shipment (Suffix "TR")



REVISION HISTORY

Date	Revision	Description of Changes
Oct. 2004	1	- First Issue

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.
All other names are the property of their respective owners

© 2004 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com