Bus Compatible Digital PWM Controller, IXDP 610

Description

The IXDP610 Digital Pulse Width Modulator (DPWM) is a programmable CMOS LSI device which accepts digital pulse width data from a microprocessor and generates two complementary, non-overlapping, pulse width modulated signals for direct digital control of switching power bridge. The DPWM is designed to be operated under the direct control of a microprocessor and interfaces easily with most standard microprocessor and microcomputer buses. The IXDP610 is packaged in an 18-Pin slim DP.


The PWM waveform generated by the IXDP610 results from comparing the output of the Pulse Width counter to the number stored in the Pulse Width Latch (see below). A programmable "dead-time" is incorporated into the PWM waveform. The Dead-Time Logic disables both outputs on each transition of the Comparator output for the required dead-time interval.

The output stage provides complementary PWM output signals capable of sinking and sourcing 20 mA at TTL voltage levels. The Output Disable logic can be activated either by software or hardware. This facilitates cycle-by-cycle current-limit, short-circuit, over-temperature, and desaturation protection schemes.


The IXDP610 is capable of operating at PWM frequencies from zero to 390kHz: the dead-time is programmable from zero to 14 clock cycles (0 to 11 % of the PWM cycle), which allows operation with fast power MOSFETs, IGBTs, and bipolar power transistors. A trade-off between PWM frequency and resolution is provided by selecting the counter resolution to be 7-bit or 8-bit. The 20 mA output drive makes the IXDP610 capable of directly driving opto isolators and Smart Power devices. The fast response to pulse width commands is achieved by instantaneous change of the outputs to correspond to the new command. This eliminates the one-cycle delay usually associated with other digital PWM implementations.

Features

- Microcomputer bus compatible
- Two complementary outputs for direct control of a switching power bridge
- Dynamically programmable pulse width ranges from 0 to 100 %
- Two modes of operation: 7-bit or 8bit resolution
- Switching frequency range up to 390 kHz
- Programmable Dead-time Counter prevents switching overlap
- Cycle-by-Cycle disable input to protect against over-current, overtemperature, etc.
- Outputs may be disabled under software control
- Special locking bit prevents damage to the stage in the event of a software failure
- 18-pin slim DIP package



Symbol	Definition	Maximum Ra	Maximum Ratings		
V _{cc}	Supply voltage	-0.3 5.5	V		
V _{cc} V _{IN}	Input voltage	-0.3 V _{cc} + 0.3	V		
V _{out}	Output voltage	-0.3 V _{cc} + 0.3	V		
P _D	Maximum power dissipation	500	mW		
T _{stg}	Storage temperature range	-40 125	°C		



LIXYS

Symbol	Definition	Definition Maximum Ratings Operating Range				tings	Numbers in the Fig. 3 to 6 corres-		
	Operating Mange			min.	max.		ponding to the time values on the bottom left of this page.		
V _{cc} T _A	Supply voltage Operating free air te	mperature		4.5 -40	5.5 85	∨ °C			
Symbol	Definition/Conditio (C	n)ver operating range, u		therwis typ.		ified)			
V _{IH(CMOS)}	Input High Voltage	ODIS	3.8		V _{cc} +	0.3 V	5		
V _{IL(CMOS)}	Input Low Voltage	ODIS	-0.3		1.2	V	WR		
V _H	Input Hysteresis	ODIS	0.3	0.5		V			
V _{OH}	Output High Voltage	OUT1 I _{OH} = -20 mA OUT2	2.4			V			
V_{ol}	Output Low Voltage	OUT1 I _{ol} = 20 mA OUT2			0.4	V	Fig. 3 Write operation timing diagram		
$\mathbf{V}_{\text{ih(ttl)}}$	Input High Voltage	All Inputs Except ODIS	2.0		V _{cc} +	0.3 V			
V _{IL(TTL)}	Input Low Voltage	All Inputs Except ODIS	-0.3		0.8	V			
l _u	Input Leakage Current	All Inputs 0 < V _I < V _{cc}	-10	-0.1	10	μA	OUTI OR OUT2		
I _{cc}	Power Supply Current	f _{clk} = 5 MHz V _{IH} = V _{cc} or 0		3.5	10	mA	Fig. 4 Output disable to outputs off		
							——) timina		
Symbol	Definition/Conditio	n (T _A = 25°C, V _{CC}		aracteri 10 %,			—— ^J timing		
Symbol No. see Fig. 3-6	Definition/Conditio			: 10 %, -40					
No. see Fig. 3-6	Definition/Conditio	(T _A = 25°C, V _{CC} typ .		: 10 %, -40	C1 = 5 85°C				
No. see Fig. 3-6 1 t_{AVWL}		$(T_A = 25^{\circ}C, V_{CC}$ typ.		10 %, -40 min.	C1 = 5 85°C	0 pF)			
No. see Fig. 3-6 1 t _{avwL} 2 t _{wHAX}	SEL Stable to WR Low	$(T_A = 25^{\circ}C, V_{CC}$ typ.		10 %, -40 min. 5	C1 = 5 85°C	0 pF)	OUT 1 or OUT2		
No. see Fig. 3-6 1 t _{avwL} 2 t _{wHAX} 3 t _{SLWL}	SEL Stable to WR Low	(T _A = 25°C, V _{CC} typ .		10 %, -40 min. 5 10	C1 = 5 85°C	0 pF) ns ns			
No. see Fig. 3-6 1 t _{avwL} 2 t _{wHAX} 3 t _{sLWL} 4 t _{wHSH}	SEL Stable to \overline{WR} Low SEL Stable after \overline{WF} \overline{CS} Low to \overline{WR} Low	(T _A = 25°C, V _{CC} typ .		10 %, -40 min. 5 10 5	C1 = 5 85°C	0 pF)	OUT 1 or OUT2		
No. see Fig. 3-6 1 t_{AVWL} 2 t_{WHAX} 3 t_{SLWL} 4 t_{WHSH} 5 t_{WLWH}	SEL Stable to WR Low SEL Stable after WR CS Low to WR Low CS High after WR H WR Pulse Width	(T _A = 25°C, V _{cc} typ. R High igh 8		10 %, -40 min. 5 10 5 5 5	C1 = 5 85°C	0 pF)	OUT 1 or OUT2 WR Fig. 5 Stop to outputs off timing		
No. see Fig. 3-6 1 t _{avwL} 2 t _{wHAX} 3 t _{sLwL} 4 t _{wHSH} 5 t _{wLWH} 6 t _{DVWH}	SEL Stable to WR Low SEL Stable after WR CS Low to WR Low CS High after WR H WR Pulse Width Data Valid to WR High	(T _A = 25°C, V _{cc} typ . R High igh 8 gh		10 %, -40 min. 5 10 5 5 5 20	C1 = 5 85°C	0 pF) ns ns ns ns ns ns	OUT 1 or OUT2 WR Fig. 5 Stop to outputs off timing		
No. see Fig. 3-6 1 t _{avwL} 2 t _{wHAX} 3 t _{sLwL} 4 t _{wHSH} 5 t _{wLWH} 6 t _{DVWH} 7 t _{wHDX}	SEL Stable to WR Low SEL Stable after WR CS Low to WR Low CS High after WR H WR Pulse Width Data Valid to WR Hig Data Held after WR	(T _A = 25°C, V _{cc} typ . R High igh 8 gh		10 %, -40 min. 5 10 5 5 20 5	C1 = 5 85°C	0 pF)	OUT 1 or OUT2 WR Fig. 5 Stop to outputs off timing		
No. see Fig. 3-6 1 t _{avwL} 2 t _{wHAX} 3 t _{sLwL} 4 t _{wHSH} 5 t _{wLwH} 6 t _{DVWH} 7 t _{wHDX} 8 f _{cLK} 9 t _{cLCH}	SEL Stable to WR Low SEL Stable after WR CS Low to WR Low CS High after WR H WR Pulse Width Data Valid to WR High	(T _A = 25°C, V _{cc} typ . A High igh 8 gh High 10 50°		10 %, -40 min. 5 10 5 20 5 20 5 20	C1 = 5 85°C max.	0 pF)	OUT 1 or OUT2 WR Fig. 5 Stop to outputs off timing		
No. see Fig. 3-6 1 t _{avwL} 2 t _{wHAX} 3 t _{sLwL} 4 t _{wHSH} 5 t _{wLWH} 6 t _{DVWH} 7 t _{wHDX} 8 f _{CLK}	SEL Stable to WR Low SEL Stable after WR CS Low to WR Low CS High after WR H WR Pulse Width Data Valid to WR Hig Data Held after WR Clock Frequency	(T _A = 25°C, V _{cc} typ.		10 %, -40 min. 5 10 5 20 5 20 5 20 0 12.5 12.5	C1 = 5 85°C max.	0 pF)	Fig. 5 Stop to outputs off timing		
No. see Fig. 3-6 1 t _{AVWL} 2 t _{WHAX} 3 t _{SLWL} 4 t _{WHSH} 5 t _{WLWH} 6 t _{DVWH} 7 t _{WHDX} 8 f _{CLK} 9 t _{CLCH} 10 t _{CHOV}	SEL Stable to WR Low SEL Stable after WR CS Low to WR Low CS High after WR H WR Pulse Width Data Valid to WR Hig Data Held after WR Clock Frequency Clock Pulse Duration CLK to Output when	$(T_A = 25^{\circ}C, V_{CC})$ typ. A High igh 8 gh High 10 50' n Low 12.5 High 12.5 5+1/2T _{CLK} **		10 %, -40 min. 5 10 5 20 5 20 5 20 0 12.5 12.5	C1 = 5 85°C max. 50 ⁻	0 pF)	OUT 1 or OUT2 WR Fig. 5 Stop to outputs off timing OUT1 OUT1 OUT2 VR OUT1 OUT2		
No. see Fig. 3-6 1 t _{AVWL} 2 t _{WHAX} 3 t _{SLWL} 4 t _{WHSH} 5 t _{WLWH} 6 t _{DVWH} 7 t _{WHDX} 8 f _{CLK} 9 t _{CLCH} 10 t _{CHOV}	SEL Stable to WR Low SEL Stable after WF CS Low to WR Low CS High after WR H WR Pulse Width Data Valid to WR Hig Data Held after WR Clock Frequency Clock Pulse Duration CLK to Output when Writing to PW latch	$(T_A = 25^{\circ}C, V_{cc})$ typ.		10 %, -40 min. 5 10 5 20 5 20 5 20 0 12.5 12.5 5	C1 = 5 85°C max. 50 ⁻	0 pF) ns ns ns ns ns MHz ns ns ns	Fig. 5 Stop to outputs off timing		

* Output will change 1 rising CLOCK edge +5ns after $\overline{\text{WR}}$ (see Fig. 6) ** $T_{clk} = 1/f_{clk}$


© 2001 IXYS/DEI All rights reserved



Pin Description IXDP 610PI

D0 D1 D2 D3 D4 D5 D6 D7		IXYS IXDP610PI	14 13 12 11	بوبعييوي	CS WR RST SEL ODIS CLK V _{cc} OUT1
GND	9		10		OUT2

Sym. Pin Description



IXDP 610

Nomenclature of Digital PWM Controller

LIXYS

Description

Introduction

The IXDP610 is a digital PWM controller. It simplifies the interface between a microprocessor and a switching power bridge by providing to a micro-processor the means to directly control the average voltage across a load (DC motor, etc.). Since the IXDP610 generates two complementary PWM control signals, there is no need for Digital to Analog Converters (DACs), Sawtooth Generators, and Analog Comparators. OUT1 and OUT2 can directly drive the buffers to the power transistors.

Use of the IXDP610 in a DC servo system is depicted in the system block diagram shown in Fig. 1. The IXDP610 receives digital data from the microprocessor and converts the data to a pair of complementary PWM signals that can be used to control the average voltage across a DC servo motor. A Shaft Encoder Peripheral Interface (SEPI) IC converts incremental encoder signals to a binary number so the micro-processor can monitor and complete the control of the DC servo motor.

It is possible to generate PWM control signals in software with a dedicated microprocessor or microcontroller. This has the limitation, however, of very low switching frequencies (<5 kHz) and significant software overhead. By using the IXDP610 to handle the generation of the PWM control signals, a microprocessor can handle several PWM channels and the PWM control signals can switch at relatively high rates (up to 300 kHz). Servicing the IXDP610 is a simple as writing an 8-bit number to the Pulse Width latch whenever a change in duty cycle is desired. This is analogous to writing data to a DAC. Programmable dead-time

Because the IXDP610 is a digital IC, and is programmable, it is possible to tailor the dead-time period (defined as $t_{_{DT}}$ in Fig. 2). IXDP610's programmable dead-time feature is difficult to duplicate in the equivalent analog system. The control of a switching bridge usually involves a process of alternating the "on-time" of two power switches connected in series between a high-voltage and a low-voltage. For example, the H-bridge of Fig. 3 can be operated by turning the upper left and lower right transistors on and leaving the two remaining transistors off, during the first half of the PWM cycle. In the second half of the cycle, the upper right and lower left transistors are on and




Fig. 2 PWM Cycle Time and Dead-Time Definition

the remaining two are off. During the transition, between the first half and the second half of the PWM cycle, there is a very short period of time when both the upper transistor and the lower transistor in a leg could be on. If both transistors are on, for this short period of time, they will effectively short the high voltage supply to ground-this is an undesirable situation.

The IXDP610's programmable deadtime feature prevents this situation by guaranteeing that both transistors in a leg are off for a minimum of time during a transition (the dead-time period). Since the dead-time is programmable, it can be tailored to the specific application. It can be short for highspeed MOSFETs and longer for IGBTs.

Protection circuitry

The IXDP610 has several features that facilitate protection of the power devices being controlled. The ODIS pin is an input that can be driven by external hardware under emergency shutdown conditions, such as over-current and over-temperature. The Stop bit, in the Control latch, provides a mechanism through which the software can indefinitely disable the complementary outputs. ODIS and Stop perform similar functions, they provide a means to protect the power devices from measurable system hazards such as overcurrent, over-voltage, over-temperature etc.

Software runaway is a system hazard that is difficult or impossible to measure. The Lock bit, in the Control latch, can be used to protect the system from software runaway and/or errors. Setting the Lock bit prevents subsequent writes to the Control latch from having any affect on the IXDP610's operating para-meters. Setting the Lock bit does not prevent one from asserting the Stop bit. Once the Lock bit is set, it is impossible to modify critical parameters, such as the dead-time delay or the PWM waveform resolution.

Control latch

The Control latch is composed of eight bits that determine the IXDP610's




Fig. 1 Basic System Configuration

© 2001 IXYS/DEI All rights reserved




Fig. 3 IXDP610 to DC Servo Motor Full Bridge Block Diagram





SEL	cs	WR	Resulting Function
Х	1	Х	No Action
0	0		Load D0-D7
			into PW latch
1	0		Load D0-D7
			into Control Latch

Table 1 Bus Transaction Truth Table

operating parameters. Those bits are summarized in Table 2.

Dead-time counter bits - these three bits determine the dead-time period, as defined by Fig. 2. Dead-time is that period of time when both OUT1 and OUT2 are low. Any binary number from 000 through 111 is valid. Thus, eight different dead-time periods can be programmed. DT0 is the least significant bit and DT2 is the most significant bit. A 000 binary means no dead-time and a 111 means maximum dead-time. Each dead-time count corresponds to two CLOCK periods. For instance, if a binary three (3) is programmed into the dead-time bits, the dead-time will be six external CLOCK cycles long.

The dead-time is provided to aid in preventing switch overlap. The Deadtime Counter delays turning on the switch connected to OUT1 until the switch connected to OUT2 has had sufficient time to turn off; the complement is also true, the dead-time counter delays turning on the switch connected to OUT2 until the switch connected to OUT1 has had sufficient time to turn off. Since the dead-time counter is programmable, the user can optimize the dead-time delay to suit their specific application.

In a typical PWM cycle (refer to Fig. 2) two dead-time periods will occur. One follows the turnoff of OUT2. The dead-time counter is triggered by an output turning off. During a dead-time period, both outputs are guaranteed to be off (no dead-time periods occur during 0 % and 100 % duty-cycle states). The dead-

time period overlaps the ontime of an output, therefore, it shortens the on-time without affecting the base PWM cycle time. A dead-time period is only inserted if an output changes from high to low (on to off). Thus, if a PWM duty cycle is chosen such that an output would be on for a period of time equal to or less than one dead-time period, the switch associated with that output will not be turned on during the PWM cycle. In this special case, one will observe only deadtime period per PWM cycle time, rather than the two dead-time periods shown in Fig. 2.

Lock bit - writing a one to this bit prevents further writes to all bits in the control latch, except the Stop bit. Thus, a one should not be written to this bit until the IXDP610 has been program-med. Those writes that follow a one being written to the Lock bit have no effect on D0 through D6. The locking feature provided by this bit prevents modification of the control latch due to a software error, thereby helping prevent damage to the bridge being controlled by the IXDP610. Asserting the RESET pin is the only method by which the lock bit can be cleared.

Divide bit - this bit sets the frequency of the internal PWM clock. Writing a one to this bit causes the external CLOCK to be divided by two before being presented to the PW counter. Writing a zero to this bit results in no division of the external CLOCK before it is presented to the PW counter ("divide by one"). The Divide bit has no affect on the dead-time Counter.

Resolution bit - writing a zero to this bit chooses 7-bit counter resolution, while writing a one chooses 8-bit PWM counter resolution. Choosing 7-bit resolution doubles the achieveable PWM base frequency at the expense of decreased duty cycle resolution. The combination of the Divide bit and the Resolution bit provides the user with three different PWM base periods for a given external CLOCK frequency. A

Control Bits	Name	Description
bit 0	DT0	for setting the dead-time period, all combinations are valid,
bit 1	DT1	0 is no dead-time delay and 7 is maximum dead-time.
bit 2	DT2	
bit 3		not used, reserved; always write a zero to this bit
bit 4	Lock	setting this bit prevents further access to all bits in the
		Control latch, except the Stop bit.
bit 5	DIV	determines frequency of the internal PWM clock.
bit 6	7/8	chooses between 7-bit and 8-bit resolution.
bit 7	Stop	disables (turns off) the complementary outputs.

Table 2 Control Latch Bits

RESET programs the IXDP610 to operate in the 8-bit resolution mode.

When the IXDP610 is programmed in 8bit mode, the PWM base period is equal to 256 PWM clock cycles. In 7-bit mode the PWM base period is equal to 128 PWM clock cycles. A PWM clock cycle is equal to one external CLOCK period when the Divide bit in the control latch is a zero and is equal to two external CLOCK periods when the Divide bit is a one.

The following formula can be used to determine the PWM base period:

If ((7/8 bit = 0) And (DIV bit = 0)) PWM base period CLOCK period x 128 else If (($\overline{7}$ /8 bit = 0) And (DIV bit = 1)) PWM base period = CLOCK period x 256 else If (($\overline{7}$ /8 bit = 1) And (DIV bit = 0)) PWM base period = CLOCK period x 256 else If ((7/8 bit = 1) And (DIV bit = 1)) PWM base period = CLOCK period x 512

The Pulse Width number that is written to the Pulse Width latch represents the high time of OUT1 (the low time of OUT2). The Dead-time Counter decreases the on-time (output high) of an output by one dead-time period (t_{DT}) . See Fig. 2 and the description of the dead-time bits in the Control latch to determine the duration of one dead-time period.

Stop bit - writing a zero to this bit immediately disables the complementary outputs (OUT1 and OUT2 are forced to zero). As long as this bit is a zero, the complementary outputs will be disabled. This bit is not affected by the Lock bit. This bit is equivalent in function to the OUTPUT DISABLE input. The outputs will not be re-enabled until the start of the PWM period which has both the Stop bit and the OUTPUT DISABLE input set to ones.

PW latch - The binary number written to the PW latch represents the duty cycle of the complementary PWM outputs. Percent duty cycle is defined as follows: (assuming zero dead-time) For OUT1:

% duty cycle =	time at 1	x 100
/o duty cycle -	PWM cycle time	X 100
For OUT2:		
% duty cycle =	time at 0	x 100
	PWM cycle time	X 100

"PWM cycle time" is t_{CYCLE} in Fig. 2.



The Resolution bit in the Control latch determines whether the number in the PW latch has 7 significant bits or 8 significant bits. The following formulae can be used to determine the resulting PWM waveform's duty cycle: extremes. The following table

complete table would have 256

above formulare.)

PWM duty cycle byte.

Introduction

Application Information

illustrates the resulting percent duty

cycle for seve-ral PW numbers. (The

entries, those entries that have been

omitted can be calcu-lated using the

The PWM duty cycle byte can be

the Control latch or the OUTPUT

written to at any time. If the outputs

are disabled by either the Stop bit in

DISABLE input, writing to the PWM

duty cycle byte will have no effect on

the outputs. When the outputs are re-

enabled, the duty cycle will be deter-

mined by the last byte written to the

The IXDP610 is a digital PWM con-

troller intended for use with general-

purpose microprocessors and micro-

controllers. Therefore, it is important

to understand how the microproces-

sor hardware and software interacts

with and affects the operation of the IXDP610. On the following pages one

will find discussions of some of the

most important hardware and soft-

ware interface issues. Among these issues are the hardware interface,

how to choose the IXDP610's clock,

of the dead-time on the duty cycle,

changes in the Pulse Width latch

be studied carefully by both the

and the response of the IXDP610 to

number. The following pages should

hardware and the software designer.

The IXDP610 can be interfaced with

controller. Some interface examples

are shown below.

virtually any microprocessor or micro-

initialization of the DPWM, the effect


% duty cycle =	PW number	x 100	
/ duty cycle -	128		
For 8-bit mode o	peration:		

% duty cycle =	Pw number	x 100
to daily byoic	256	X 100

The formulae are valid for all PW num-bers except those at the

	PW Nu (bina	Resulting Duty		
7-Bit Resolution		8-Bit Resolution		Cycle %
0000 0000	0000 0001 	0000 0000 0000	0000 0001 0010	0.0 0.0 0.78125
0000	 0010 	0000 0000 0000	0011 0100 0101	1.171875 1.5625 1.953125
0000	0011 	0000	0110 0111	2.34375 2.734375
0000	0100 : :	0000	1000 : :	3.125 : :
0100	0000	1000	0000	50.0 : :
0111	1101 	1111 1111	1010 1011	97.65625 98.046875
0111	1110 	1111 1111 1111	1100 1101 1110	98.4375 98.828125 99.21875
0111 1XXX	1111 XXXX	1111	1111 	100.0 100.0

Table 3: Duty Cycle as a Function of PWNumber





© 2001 IXYS/DEI All rights reserved

8051 to IXDP610 Interface


Fig. 4 is an example of how the IXDP610 can be interfaced with an Intel 8051 microcontroller. The interface is very simple and is ideally suited for servo motor control applications. The 11.059 MHz clock allows one to use the 8051's built-in serial communication hardware at any standard baud rate. At this clock frequency, the IXDP610 can be configured for a 21.6 kHz switching frequency and a dead-time between zero and 1.26 μ s, which is adjustable in 180 ns steps.

8088 to IXDP610 Interface

Fig. 5 is just one example of how the IXDP610 can be interfaced with the Intel 8088 microprocessor. Using a 5 MHz clock (15 MHz crystal) the IXDP610 can be configured for a 19.53 kHz switching frequency. The deadtime can be adjusted between 0 and 2.8 μ s, in 400 ns steps. This configuration is ideally suited for driving DC servo motor amplifiers that use MOSFET, IGBT, or bipolar transistors.

Frequency and dead-time considerations

Typical applications for the IXDP610 include full and half bridge systems. Shown in Fig. 3 is a full bridge system. The programmable dead-time feature of the IXDP610 aids in preventing shorts in the power bridge and allows use of either fast MOSFETs or slower IGBTs and bipolar transistors. Table 4 shows some of the PWM frequency and dead-time combinations that can be obtained with the IXDP610. The various options shown in the table are selected by varying the CLK frequency and the Divide and 7/8 bit in the





IXDP610's Control latch. The "%" columns express the dead-time as a percent of the PWM cycle time.

If a zero is written to the $\overline{7}/8$ bit the IXDP610 is programmed for 7-bit resolution, writing a one programs the IXDP610 for 8-bit resolution. If a one is written to the Divide bit, the external clock (CLK) is divided by two before being presented to the Pulse Width counter; a zero in the Divide bit passes CLK directly to the Pulse Width Counter with no division of the frequency. For a given CLK frequency one can select three different PWM frequencies: CLK/128, CLK/256, and CLK/512. (CLK/256 can be selected for either 7-bit or 8-bit resolution.

Software Considerations

Initialization and the Lock Bit

After power-up, the IXDP610 should be reset via the RST input. Doing so will guarantee the initial state of the DPWM and effectively write a 01000111 binary to the Control latch. Thus, after asserting RST, the IXDP610 is set to the following state:

- Stop is asserted, disabling OUT1 and OUT2
- 8-bit resolution is selected
- CLK is divided by one (not divided by two)
- Lock bit is "UNLOCKED"
- Dead-time Counter is set for maximum dead-time.

Asserting \overrightarrow{RST} is the only means by which the Lock bit can be "unlocked". The lock bit must be cleared in order to write to all other bits in the Control latch, except the \overrightarrow{Stop} bit.

The IXDP610 does not undergo an internal reset on power-up; therefore, it is recommended that the system reset be connected to the DPWM, as in Fig. 5. If one wishes to allow software control over the RST input, they should "OR" the system reset and an I/O bit together, so the DPWM has a known state following system reset. Before initializing the Control latch, one should first write a valid number to the Pulse Width latch (i.e., a number that results in 0 V applied to the load). Asserting RST clears the Pulse Width latch.

During a write to the Control latch, all bits can be modified simultaneously, including the Lock bit. Thus, only one write is necessary to set the deadtime: 1) assert the Lock bit; 2) choose the Divide bit state; 3) choose the resolution. In most applications it is not necessary to change the deadtime bit, the Divide bit, or the $\overline{7/8}$ bit "on the fly". Therefore, it is recommended that the Lock bit be asserted during initialization of the Control latch. Setting the Lock bit guarantees that a software runaway will not modify the state of the dead-time bit, thereby preventing an accidental short of the bridge. If the \overline{RST} input is accessible to the software (via an I/O bit, spare chip select, etc.), the hardware associated with asserting the RST input should be designed to minimize the possibility of resetting the IXDP610 in the event of a software runaway, since asserting the RST input clears the Lock bit, allowing modification of the DPWM's Control latch.

Software Overflow Protection

In many applications, the Pulse Width number written by the microprocessor to the IXDP610's Pulse Width latch is the result of closedloop numeric calculations. Depending on the algorithm used, the calculated PWM number may be susceptible to overflow, i.e. the calculated PWM number could be larger than the available 8-bits (or 7-bits) provided in the Pulse Width latch. If this is the case, it is important that the software checks for overflow conditions before writing a number to the Pulse Width latch. Following is an example assuming 8-bit resolution:

if (PWM__num < 0), check for underflow, PWM__num = 0, set to minimum limit

else if (PWM__num > 255), check for overflow, PWM__num = 255; set to maximum limit

Effect of Dead-time on Duty Cycle

The IXDP610 has been designed to generate PWM signals that range from 0 % to 100 %, inclusive. When zero dead-time has been selected (by writing 000 to the dead-time bits) the duty cycle of a PWM cycle can be determined by using the formulae shown on page 32/33. Fig. 6 illustrates the effect that a nonzero deadtime has on the PWM waveform.

The dead-time feature built into the IXDP610 guarantees that both OUT1 and OUT2 remain off for the duration of the dead-time period. A dead-time period occurs each time either OUT1 or OUT2 turns off; the dead-time period overlaps the on-time of an output (see Fig. 6c). Thus, if the desired duty cycle is such that the

PWM	Dead-time Options								
Fre- quency		in.		Step Max.		CLK	7/8	DIV	
kHz	%	μs	%	μs	%	μs	MHz	bit	bit
300	0	0	1.56	0.052	10.9	0.363	38.4	0	0
200	0	0	1.56	0.078	10.9	0.547	25.6	0	0
100	0	0	0.78	0.078	5.5	0.547	25.6	1	0
100	0	0	1.56	0.156	10.9	1.094	12.8	0	0
50	0	0	0.39	0.078	2.7	0.547	25.6	1	1
50	0	0	0.78	0.156	5.5	1.094	12.8	1	0
50	0	0	0.78	0.156	5.5	1.094	12.8	0	1
50	0	0	1.56	0.312	10.9	2.188	6.4	0	0
20	0	0	0.39	0.195	2.7	1.367	10.24	1	1
20	0	0	0.78	0.391	5.5	2.734	5.12	1	0
20	0	0	0.78	0.391	5.5	2.734	5.12	0	1
20	0	0	1.56	0.781	10.9	5.469	2.56	0	0
5	0	0	0.39	0.781	2.7	5.469	2.56	1	1
5	0	0	0.78	1.562	5.5	10.94	1.28	1	0
5	0	0	0.78	1.562	5.5	10.94	1.28	0	1
5	0	0	1.56	3.125	10.9	21.88	0.64	0	0

Table 4. Sample PWM Frequency and Dead-time Options





Fig. 6 Effect of Nonzero Dead-time on PWM Waveform

on-time of an output is less than one dead-time period, the output will not turn on. This is shown in Fig. 6b and 6d. Therefore, the commanded duty cycle and the actual duty cycle may differ slightly, especially at extreme duty cycle values.

Additionally, the dead-time can have an effect on the voltage applied to the load by the switching power bridge; the exact effect is a function of the direction of the current in the bridge and the architecture of the bridge. One should try and choose the smallest dead-time that will work with the given switch configuration.

Fig. 6.a and 6.e illustrate the two duty cycle extremes, 0 % and 100 %. In these two instances there will never by a dead-time period, regardless of the value programmed in the dead-time bits, because neither output ever turns off. Fig. 6b and 6d



⁽waveforms include dead time period)

Fig. 7 Effect of Changing the Duty Cycle during a PWM Cycle

have only one dead-time period inserted in each PWM cycle. In Fig. 6b the desired ontime of OUT1 is less than the one dead-time period, therefore OUT1 can never turn on. The same is true for OUT2 in Fig. 6d. Fig. 6c is the normal situation, where both outputs turn on and off during one PWM cycle and, as a result, two dead-time periods are inserted.

Response to a Change in the Pulse Width Number

One can change the Pulse Width number at any time. It is not necessary to synchronize writes to the Pulse Width latch with the CLK or the PWM cycle period. The IXDP610 responds to the new Pulse Width number three clock cycles after the Pulse Width latch is loaded (1 CLK cycle after WR goes high). Thus, OUT1 and OUT2 will immediately reflect the new Pulse Width number. The IXDP610 does not wait until the next PWM cycle to implement a change in the Pulse Width number. (See Fig. 7).

The resulting duty cycle is somewhere between the old and the new duty cycle. The exact value of the resulting duty cycle depends on when the Width Latch is loaded (1 CLK cycle after WR goes high). Thus, OUT1 and OUT2 will immediately reflect the new Pulse Width number. The IXDP610 does not wait until the next PWM cycle to implement a change in the Pulse Width number.

Fig. 7a shows what happens when the Pulse Width number is changed from 20 % to 80 % near the middle of the PWM cycle. Fig. 7b shows the reverse situation.

The resulting duty cycle is somewhere between the old and the new duty cycle. The exact value of the resulting duty cycle depends when the Width latch is loaded (1 CLK cycle after WR goes high). Thus, OUT1 and OUT2 will immediately reflect the new Pulse Width number. The IXDP610 does not wait until the next PWM cycle to implement a change in the Pulse Width number.