


# TrenchT<sup>TM</sup> Power MOSFET


## IXTA300N04T2-7

N-Channel Enhancement Mode  
Avalanche Rated

**V<sub>DSS</sub>** = 40V  
**I<sub>D25</sub>** = 300A  
**R<sub>DS(on)</sub>** ≤ 2.5mΩ



TO-263 (7-lead)



Pins:  
1 - Gate  
2, 3 - Source  
5, 6, 7 - Source  
TAB (8) - Drain

Symbol	Test Conditions	Maximum Ratings	
V <sub>DSS</sub>	T <sub>J</sub> = 25°C to 175°C	40	V
V <sub>DGR</sub>	T <sub>J</sub> = 25°C to 175°C, R <sub>GS</sub> = 1MΩ	40	V
V <sub>GSM</sub>	Transient	± 20	V
I <sub>D25</sub>	T <sub>C</sub> = 25°C	300	A
I <sub>LRMS</sub>	Lead Current Limit, RMS	160	A
I <sub>DM</sub>	T <sub>C</sub> = 25°C, pulse width limited by T <sub>JM</sub>	900	A
I <sub>A</sub>	T <sub>C</sub> = 25°C	100	A
E <sub>AS</sub>	T <sub>C</sub> = 25°C	600	mJ
P <sub>D</sub>	T <sub>C</sub> = 25°C	480	W
T <sub>J</sub>		-55 ... +175	°C
T <sub>JM</sub>		175	°C
T <sub>stg</sub>		-55 ... +175	°C
T <sub>L</sub>	1.6mm (0.062in.) from case for 10s	300	°C
T <sub>sold</sub>	Plastic body for 10 seconds	260	°C
Weight		3	g

Symbol	Test Conditions (T <sub>J</sub> = 25°C unless otherwise specified)	Characteristic Values		
		Min.	Typ.	Max.
BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA	40		V
V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA	2.0		4.0 V
I <sub>GSS</sub>	V <sub>GS</sub> = ± 20V, V <sub>DS</sub> = 0V			±200 nA
I <sub>DSS</sub>	V <sub>DS</sub> = V <sub>DSS</sub> V <sub>GS</sub> = 0V			5 μA
R <sub>DS(on)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 50A, Notes 1, 2			2.5 mΩ

### Features

- International standard package
- 175°C Operating Temperature
- Avalanche rated
- High current handling capability
- Low R<sub>DS(on)</sub>


### Advantages

- Easy to mount
- Space savings
- High power density

### Applications

- Synchronous Buck Converters
- High Current Switching Power Supplies
- Battery Powered Electric Motors
- Resonant-mode power supplies
- Electronics Ballast Application
- Class D Audio Amplifiers

Symbol	Test Conditions ( $T_J = 25^\circ\text{C}$ , unless otherwise specified)	Characteristic Values		
		Min.	Typ.	Max.
$g_{fs}$	$V_{DS} = 10\text{V}$ , $I_D = 60\text{A}$ , Note 1	55	94	S
$C_{iss}$			10.7	nF
$C_{oss}$	$V_{GS} = 0\text{V}$ , $V_{DS} = 25\text{V}$ , $f = 1\text{MHz}$		1630	pF
$C_{rss}$			263	pF
$t_{d(on)}$	<b>Resistive Switching Times</b> $V_{GS} = 10\text{V}$ , $V_{DS} = 0.5 \cdot V_{DSS}$ , $I_D = 100\text{A}$ $R_G = 2\Omega$ (External)	22	ns	
$t_r$		17	ns	
$t_{d(off)}$		32	ns	
$t_f$		13	ns	
$Q_{g(on)}$		145	nC	
$Q_{gs}$	$V_{GS} = 10\text{V}$ , $V_{DS} = 0.5 \cdot V_{DSS}$ , $I_D = 0.5 \cdot I_{D25}$	44	nC	
$Q_{gd}$		36	nC	
$R_{thJC}$			0.31	°C/W

**TO-263 (7-lead) (IXTA..7) Outline**


Pins:  
 1 - Gate  
 2, 3 - Source  
 4 - Drain  
 5,6,7 - Source  
 Tab (8) - Drain

### Source-Drain Diode

Symbol	Test Conditions ( $T_J = 25^\circ\text{C}$ , unless otherwise specified)	Characteristic Values		
		Min.	Typ.	Max.
$I_s$	$V_{GS} = 0\text{V}$		300	A
$I_{SM}$	Repetitive, Pulse width limited by $T_{JM}$		1000	A
$V_{SD}$	$I_F = 100\text{A}$ , $V_{GS} = 0\text{V}$ , Note 1		1.3	V
$t_{rr}$	$I_F = 150\text{A}$ , $V_{GS} = 0\text{V}$ $-di/dt = 100\text{A}/\mu\text{s}$ $V_R = 20\text{V}$	53	ns	
$I_{RM}$		1.8		A
$Q_{RM}$		47.7		nC

SYM	INCHES		MILLIMETER	
	MIN	MAX	MIN	MAX
A	.170	.185	4.30	4.70
A1	.085	.104	2.15	2.65
b	.026	.035	0.65	0.90
c	.016	.024	0.40	0.60
c2	.049	.055	1.25	1.40
D	.355	.370	9.00	9.40
D1	.272	.280	6.90	7.10
E	.386	.402	9.80	10.20
E1	.311	.319	7.90	8.10
e	.050	BSC	1.27	BSC
L	.591	.614	15.00	15.60
L1	.091	.110	2.30	2.80
L2	.039	.059	1.00	1.50
L3	.000	.059	0.00	1.50

Notes: 1. Pulse test,  $t \leq 300\mu\text{s}$ ; duty cycle,  $d \leq 2\%$ .  
 2. On through-hole packages,  $R_{DS(on)}$  Kelvin test contact location must be 5mm or less from the package body.


### PRELIMINARY TECHNICAL INFORMATION

The product presented herein is under development. The Technical Specifications offered are derived from data gathered during objective characterizations of preliminary engineering lots; but also may yet contain some information supplied during a pre-production design evaluation. IXYS reserves the right to change limits, test conditions, and dimensions without notice.


IXYS reserves the right to change limits, test conditions, and dimensions.

IXYS MOSFETs and IGBTs are covered by one or more of the following U.S. patents: 4,835,592 4,931,844 5,049,961 5,237,481 6,162,665 6,404,065 B1 6,683,344 6,727,585 7,005,734 B2 7,157,338B2 4,850,072 5,017,508 5,063,307 5,381,025 6,259,123 B1 6,534,343 6,710,405 B2 6,759,692 7,063,975 B2 4,881,106 5,034,796 5,187,117 5,486,715 6,306,728 B1 6,583,505 6,710,463 6,771,478 B2 7,071,537


**Fig. 1. Output Characteristics  
@ 25°C**




**Fig. 3. Output Characteristics  
@ 150°C**




**Fig. 5.  $R_{DS(on)}$  Normalized to  $I_D = 150A$  Value  
vs. Drain Current**




**Fig. 2. Extended Output Characteristics  
@ 25°C**









**Fig. 4.  $R_{DS(on)}$  Normalized to  $I_D = 150A$  Value  
vs. Junction Temperature**




**Fig. 6. Drain Current vs. Case Temperature**




**Fig. 7. Input Admittance****Fig. 8. Transconductance****Fig. 9. Forward Voltage Drop of Intrinsic Diode****Fig. 10. Gate Charge****Fig. 11. Capacitance****Fig. 12. Forward-Bias Safe Operating Area**

IXYS reserves the right to change limits, test conditions, and dimensions.


**Fig. 13. Resistive Turn-on  
Rise Time vs. Junction Temperature**




**Fig. 15. Resistive Turn-on  
Switching Times vs. Gate Resistance**




**Fig. 17. Resistive Turn-off  
Switching Times vs. Drain Current**




**Fig. 14. Resistive Turn-on  
Rise Time vs. Drain Current**



**Fig. 16. Resistive Turn-off  
Switching Times vs. Junction Temperature**



**Fig. 18. Resistive Turn-off  
Switching Times vs. Gate Resistance**



**Fig. 19. Maximum Transient Thermal Impedance**