


**TrenchT2™ GigaMOS™
Power MOSFET**
IXTZ550N055T2


(Electrically Isolated Tab)



N-Channel Enhancement Mode
Avalanche Rated
Fast Intrinsic Diode

V_{DSS} = 55V
I_{D25} = 550A
R_{DS(on)} ≤ 1.0mΩ

DE475



G = Gate D = Drain
S = Source

Symbol	Test Conditions	Maximum Ratings		
V _{DSS}	T _J = 25°C to 175°C	55	V	
V _{DGR}	T _J = 25°C to 175°C, R _{GS} = 1MΩ	55	V	
V _{GSS}	Continuous	±20	V	
V _{GSM}	Transient	±30	V	
I _{D25}	T _C = 25°C	550	A	
I _{DM}	T _C = 25°C, Pulse Width Limited by T _{JM}	1650	A	
I _A	T _C = 25°C	200	A	
E _{AS}	T _C = 25°C	3	J	
P _D	T _C = 25°C	600	W	
T _J		-55 ... +175	°C	
T _{JM}		175	°C	
T _{stg}		-55 ... +175	°C	
V _{ISOL}	50/60 Hz, RMS t = 1 minute	2500	V~	
	I _{ISOL} ≤ 1mA t = 1 second	3000	V~	
T _L	1.6mm (0.062 in.) from Case for 10s	300	°C	
T _{SOLD}	Plastic Body for 10s	260	°C	
V _{ISOL}	50/60 Hz, 1 Minute	2500	V~	
F _c	Mounting Force	20..120 / 4.5..27	N/lb.	
Weight		3	g	

Symbol	Test Conditions (T _J = 25°C, Unless Otherwise Specified)	Characteristic Values		
		Min.	Typ.	Max.
BV _{DSS}	V _{GS} = 0V, I _D = 250μA	55		V
V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	2.0		V
I _{GSS}	V _{GS} = ±20V, V _{DS} = 0V			±200 nA
I _{DSS}	V _{DS} = V _{DSS} , V _{GS} = 0V T _J = 150°C			10 μA 1.5 mA
R _{DS(on)}	V _{GS} = 10V, I _D = 100A, Note 1			1.0 mΩ

Features

- Silicon Chip on Direct-Copper Bond (DCB) Substrate
- Isolated Substrate
 - Excellent Thermal Transfer
 - Increased Temperature and Power Cycling Capability
 - High Isolation Voltage (2500V~)
- 175°C Operating Temperature
- Very High Current Handling Capability
- Fast Intrinsic Diode
- Avalanche Rated
- Very Low R_{DS(on)}

Advantages

- Easy to Mount
- Space Savings
- High Power Density

Applications

- DC-DC Converters and Off-Line UPS
- Primary-Side Switch
- High Speed Power Switching Applications

Symbol	Test Conditions ($T_J = 25^\circ\text{C}$, Unless Otherwise Specified)	Characteristic Values		
		Min.	Typ.	Max.
g_{fs}	$V_{DS} = 10\text{V}$, $I_D = 60\text{A}$, Note 1	95	160	S
C_{iss} C_{oss} C_{rss}	$V_{GS} = 0\text{V}$, $V_{DS} = 25\text{V}$, $f = 1\text{MHz}$	40	nF	
		4970	pF	
		1020	pF	
R_{GI}	Gate Input Resistance	1.36	Ω	
$t_{d(on)}$ t_r $t_{d(off)}$ t_f	Resistive Switching Times $V_{GS} = 10\text{V}$, $V_{DS} = 0.5 \cdot V_{DSS}$, $I_D = 200\text{A}$ $R_G = 1\Omega$ (External)	45	ns	
		40	ns	
		90	ns	
		230	ns	
$Q_{g(on)}$ Q_{gs} Q_{gd}	$V_{GS} = 10\text{V}$, $V_{DS} = 0.5 \cdot V_{DSS}$, $I_D = 0.5 \cdot I_{DSS}$	595	nC	
		150	nC	
		163	nC	
R_{thJC}			0.25 $^\circ\text{C}/\text{W}$	
R_{thCS}		0.15	$^\circ\text{C}/\text{W}$	

Source-Drain Diode

Symbol	Test Conditions ($T_J = 25^\circ\text{C}$, Unless Otherwise Specified)	Characteristic Values		
		Min.	Typ.	Max.
I_s	$V_{GS} = 0\text{V}$		550	A
I_{SM}	Repetitive, Pulse Width Limited by T_{JM}		1700	A
V_{SD}	$I_F = 100\text{A}$, $V_{GS} = 0\text{V}$, Note 1		1.2	V
t_{rr} I_{RM} Q_{RM}	$I_F = 100\text{A}$, $V_{GS} = 0\text{V}$ -di/dt = 100A/ μs $V_R = 27.5\text{V}$	100	ns	
		5	A	
		250	nC	

Note 1. Pulse test, $t \leq 300\mu\text{s}$, duty cycle, $d \leq 2\%$.

ADVANCE TECHNICAL INFORMATION

The product presented herein is under development. The Technical Specifications offered are derived from a subjective evaluation of the design, based upon prior knowledge and experience, and constitute a "considered reflection" of the anticipated result. IXYS reserves the right to change limits, test conditions, and dimensions without notice.







Fig. 1. Output Characteristics @ $T_J = 25^\circ\text{C}$ **Fig. 2. Extended Output Characteristics @ $T_J = 25^\circ\text{C}$** **Fig. 3. Output Characteristics @ $T_J = 150^\circ\text{C}$** **Fig. 4. Normalized $R_{DS(on)}$ vs. Junction Temperature****Fig. 5. Normalized $R_{DS(on)}$ vs. Drain Current****Fig. 6. Drain Current vs. Case Temperature**







Fig. 7. Input Admittance**Fig. 8. Transconductance****Fig. 9. Forward Voltage Drop of Intrinsic Diode****Fig. 10. Gate Charge****Fig. 11. Capacitance****Fig. 12. Forward-Bias Safe Operating Area**








Fig. 13. Resistive Turn-on Rise Time vs. Junction Temperature**Fig. 14. Resistive Turn-on Rise Time vs. Drain Current****Fig. 15. Resistive Turn-on Switching Times vs. Gate Resistance****Fig. 16. Resistive Turn-off Switching Times vs. Junction Temperature****Fig. 17. Resistive Turn-off Switching Times vs. Drain Current****Fig. 18. Resistive Turn-off Switching Times vs. Gate Resistance**

Fig. 19. Maximum Transient Thermal Impedance



DE475 (IXTZ) Outline

