SY54020R



Low Voltage 1.2V/1.8V/2.5V CML 1:4 Fanout Buffer with /EN and Fail-Safe Input 3.2Gbps, 2.5GHz

General Description


The SY54020R is a fully differential, low voltage 1.2V/1.8V/2.5V CML 1:4 Fanout Buffer with active-low Enable (/EN) and Fail-Safe Input (FSI). The Enable is synchronous so that the outputs will only be enabled/disabled when they are already in the LOW state. This avoids any chance of generating a runt clock pulse when the device is enabled/disabled as can happen with an asynchronous control. When this device is used as a clock fanout, disabling the downstream clock may reduce system power. FSI is a special circuit designed to sense the amplitude of the input signal and to latch the output when an invalid or no signal is present at the input. The SY54020R can process clock signals up to 2.5 GHz or data patterns up to 3.2Gbps.

The differential input includes Micrel's unique, 3-pin input termination architecture that interfaces to LVPECL, LVDS or CML differential signals as small as 100mV (200mV_{pp}) without any level-shifting or termination resistor networks in the signal path. For AC-coupled input interface applications, an internal voltage reference is provided to bias the V_T pin. The outputs are CML, with extremely fast rise/fall times guaranteed to be less than 100ps.

The SY54020R operates from a 2.5V \pm 5% core supply and a 1.2V, 1.8V or 2.5V \pm 5% output supply and is guaranteed over the full industrial temperature range (-40°C to +85°C).

Datasheets and support documentation can be found on Micrel's web site at: www.micrel.com.

Functional Block Diagram



Precision Edge is a registered trademark of Micrel, Inc.
MLF and *Micro*LeadFrame are registered trademarks of Amkor Technology.



Precision Edge®

Features

- 1.2V/1.8V/2.5V CML 1:4 Fanout Buffer with FSI
- Active-low Enable (/EN) input to disable the outputs
- Guaranteed AC performance over temperature and voltage:
 - DC-to > 3.2Gbps Data throughput
 - DC-to > 2.5GHz Clock throughput
 - <400 ps propagation delay (IN-to-Q)
 - <20ps within-device skew</p>
 - <100 ps rise/fall times
- Ultra-low jitter design
 - <1ps_{RMS} cycle-to-cycle jitter
- · High-speed CML outputs
- 2.5V ±5% V_{CC} , 1.2/1.8V/2.5V ±5% V_{CCO} power supply operation
- Industrial temperature range: -40℃ to +85℃
- Available in 16-pin (3mm x 3mm) MLF[®] package

Applications

- · SONET clock and data distribution
- Fibre Channel clock and data distribution
- Gigabit Ethernet clock and data distribution

Markets

- Storage
- ATE
- Test and measurement
- · Enterprise networking equipment
- High-end servers
- Access
- Metro area network equipment

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA •I #d (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrlecom


Ordering Information (1)

Part Number	Package Type	Operating Range	Package Marking	Lead Finish
SY54020RMG	MLF-16	Industrial	020R with Pb-Free bar-line indicator	NiPdAu Pb-Free
SY54020RMGTR ⁽²⁾	MLF-16	Industrial	020R with Pb-Free bar-line indicator	NiPdAu Pb-Free

Notes:

- 1. Contact factory for die availability. Dice are guaranteed at $T_A = 25$ °C, DC Electricals only.
- 2. Tape and Reel.

Pin Configuration



16-Pin MLF® (MLF-16)

Pin Description

Pin Number	Pin Name	Pin Function
2,3	IN, /IN	Differential Input: This input pair is the differential signal input to the device. It accepts differential signals as small as 100mV (200mV _{PP}). Each input pin internally terminates with 50Ω to the VT pin. If the input swing falls below a certain threshold (typical 30mV), the Fail-Safe Input (FSI) feature will guarantee a stable output by latching the output to its last valid state. Please refer to the "Interface Applications" section for more details.
1	VT	Input Termination Center-Tap: Each side of the differential input pair terminates to VT pin. This pin provides a center-tap to a termination network for maximum interface flexibility. An internal high impedance resistor divider biases VT to allow input AC coupling. For AC coupling, bypass VT with 0.1µF low ESR capacitor to VCC. See "Interface Applications" subsection and Figure 2a.
4	/EN	Single-ended TTL/CMOS-compatible input functions as a synchronous output enable. The synchronous enable ensures that enable/disable will only occur when the outputs are in a logic LOW state. The input -switching threshold is Vcc/2. Note that this input is internally connected to a 25k Ω pull-down resistor and will default to a logic LOW state (Enabled) if left open. Outputs are disabled when /EN is high. See Figure 1b for more details.
16	VCC	Positive Power Supply: Bypass with $0.1\mu F//0.01\mu F$ low ESR capacitors as close to the V_{CC} pin as possible. Supplies input and core circuitry.
8,13	VCCO	Output Supply: Bypass with $0.1\mu F//0.01\mu F$ low ESR capacitors as close to the V_{CCO} pin as possible. Supplies the output buffers.
5	GND, Exposed pad	Ground: Exposed pad must be connected to a ground plane that is the same potential as the ground pin.
15,14	Q0, /Q0	CML Differential Output Pairs: Differential buffered copy of the input signal. The
12,11	Q1, /Q1	output swing is typically 380mV. See "Interface Applications" subsection for termination information.
10,9	Q2, /Q2	termination information.
7,6	Q3, /Q3	

Truth Table

IN	/IN	/EN	Q	/Q
0	1	0	0	1
1	0	0	1	0
Х	Х	1	0 ⁽¹⁾	1 ⁽¹⁾

Note:

1. See timing diagram, Figure 1b.

Absolute Maximum Ratings(1)

Supply Voltage (V _{CC})	0.5V to +3.0V
Supply Voltage (V _{CCO})	0.5V to +2.7V
V _{CC} - V _{CCO}	<1.8V
V _{CCO} - V _{CC}	<0.5V
Input Voltage (V _{IN})	$-0.5V$ to $V_{CC} + 0.5V$
CML Output Voltage (V _{OUT})	
Current (V _T)	
Source or sink current on VT pin	±100mA
Input Current	
Source or sink current on (IN, /IN	l)±50mA
Maximum operating Junction Tempe	rature125℃
Lead Temperature (soldering, 20sec.	.)260℃
Storage Temperature (T _s)	–65℃ to +150℃
= * * * * * * * * * * * * * * * * * * *	

Operating Ratings⁽²⁾

Supply Voltage (V _{CC})	2.375V to 2.625V
(V _{CCO})	1.14V to 2.625V
Ambient Temperature (T _A)	–40℃ to +85℃
Ambient Temperature (T _A) Package Thermal Resistance ⁽³⁾	
MLF®	
Still-air (θ_{JA})	75℃/W
Junction-to-board (ψ _{JB})	33℃/W

DC Electrical Characteristics⁽⁴⁾

 $T_A = -40$ °C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{CC}	Power Supply Voltage Range	Vcc	2.375	2.5	2.625	V
		V _{CCO}	1.14	1.2	1.26	V
		V _{CCO}	1.7	1.8	1.9	V
		V _{cco}	2.375	2.5	2.625	V
Icc	Power Supply Current	Max. V _{CC}		42	58	mA
Icco	Power Supply Current	No Load. V _{CCO}		64	84	mA
R _{IN}	Input Resistance (IN-to-V _T , /IN-to-V _T)		45	50	55	Ω
R _{DIFF_IN}	Differential Input Resistance (IN-to-/IN)		90	100	110	Ω
V _{IH}	Input HIGH Voltage (IN, /IN)	IN, /IN	1.2		V _{cc}	V
V_{IL}	Input LOW Voltage (IN, /IN)	Min. V _{IL} with V _{IH} = 1.2V	0.2		V _{IH} -0.1	V
V _{IH}	Input HIGH Voltage (IN, /IN)	IN, /IN	1.14		V _{CC}	V
V_{IL}	Input LOW Voltage (IN, /IN)	V_{IL} with $V_{IH} = 1.14V$, (1.2V-5%)	0.66		V _{IH} -0.1	V
V _{IN}	Input Voltage Swing (IN, /IN)	see Figure 3a	0.1		1.0	V
V _{DIFF_IN}	Differential Input Voltage Swing (IN - /IN)	see Figure 3b	0.2		2.0	V
V _{T_IN}	Voltage from Input to V _T				1.28	V

Notes:

Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this datasheet. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

^{2.} The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.

Package thermal resistance assumes exposed pad is soldered (or equivalent) to the device's most negative potential on the PCB. ψ_{JB} and θ_{JA} values are determined for a 4-layer board in still-air number, unless otherwise stated.

^{4.} The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

CML Outputs DC Electrical Characteristics (5)

 $V_{CCO} = 1.14V \text{ to } 1.26V, R_L = 50\Omega \text{ to } V_{CCO}$

 V_{CCO} = 1.7V to 1.9V; 2.375V to 2.625V, R_L = 50 Ω to V_{CCO} or 100 Ω across the outputs,

 $V_{CC} = 2.375 \text{V}$ to 2.625 V. $T_A = -40 \text{°C}$ to +85 °C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{OH}	Output HIGH Voltage	$R_L = 50\Omega$ to V_{CCO}	V _{CCO} -0.020	V _{CCO} -0.010	V _{cco}	V
V _{OUT}	Output Voltage Swing	See Figure 3a	300	390	475	mV
V _{DIFF_OUT}	Differential Output Voltage Swing	See Figure 3b	600	780	950	mV
R _{OUT}	Output Source Impedance		45	50	55	Ω

LVTTL/CMOS DC Electrical Characteristics (5)

 V_{CC} = 2.5V ±5%, T_A = -40°C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{IH}	Input HIGH Voltage		2.0		Vcc	V
V _{IL}	Input LOW Voltage				0.8	V
I _{IH}	Input HIGH Current	V _{IH} = V _{CC}			200	μA
I _{IL}	Input LOW Current	$V_{IL} = 0V$	-5		75	μA

Note:

5. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

AC Electrical Characteristics

 V_{CCO} = 1.14V to 1.26V, R_{L} = 50Ω to V_{CCO}

 V_{CCO} = 1.7V to 1.9V, 2.375V to 2.625V, R_L = 50 Ω to V_{CCO} or 100 Ω across the outputs.

 $V_{CC} = 2.375 \text{V}$ to 2.625 V. $T_A = -40 \text{°C}$ to +85 °C, unless otherwise stated.

Symbol	Paramet	er	Condition	Min	Тур	Max	Units
f _{MAX}	Maximum	n Data Rate/ Frequency	NRZ Data	3.2			Gbps
			V _{OUT} > 200mV clock	2.5			GHz
t _{PD}	Propagation Delay IN-to-Q		V _{IN} > 200mV Note 6, Fig. 1a	200	300	400	ps
			V _{IN} : 100mV -200mV, Note 6, Fig. 1a	240	360	490	
ts	Setup Tir	ne /EN			150		ps
t _H	Hold Tim	e /EN			250		ps
t _{SKEW}	Output-to	o-Output skew	Note 7		5	20	ps
	Part-to-P	art Skew	Note 8		75	ps	
t _{Jitter}	Data	Random Jitter	Note 9			1	ps _{RMS}
		Deterministic Jitter	Note 10			10	ps _{PP}
	Clock	Cycle-to-Cycle Jitter	Note 11			1	ps _{RMS}
		Total Jitter	Note 12			10	ps _{PP}
t _R , t _F	Output R (20% to 8	ise/Fall Times 30%)	Input <300mV	35	60	100	ps
	Duty Cyc	le	Differential I/O ≤2.5GHz	47		53	%

Notes:

- 6. Propagation delay is measured with input tr/tf ≤ 300ps (20 to 80%)
- 7. Output-to-Output skew is the difference in time between both outputs, receiving data from the same input, for the same temperature, voltage and transition.
- 8. Part-to-part skew is defined for two parts with identical power supply voltages at the same temperature and no skew at the edges of the respective inputs.
- 9. Random jitter is measured with a K28.7 pattern, measured at ≤ f_{MAX}.
- 10. Deterministic jitter is measured at 2.5Gbps with both K28.5 and 2²³–1 PRBS pattern.
- 11. Cycle-to-cycle jitter definition: the variation period between adjacent cycles over a random sample of adjacent cycle pairs. t_{JITTER_CC} = T_n -T_{n+1}, where T is the time between rising edges of the output signal.
- 12. Total jitter definition: with an ideal clock input frequency of ≤ f_{MAX} (device), no more than one output edge in 10¹² output edges will deviate by more than the specified peak-to-peak jitter value.

Functional Description

Fail-Safe Input (FSI)

The input of this device has a built-in FSI circuit that senses the input amplitude and latches the output when the input signal is not present or when its amplitude drops below 100mV_{PK} (200mV_{PP}), typically 30mV_{PK}. Maximum frequency of the SY54020R is limited by the FSI function.

Input Clock Failure Case

If the input clock fails to a floating, static, or extremely low input signal swing, the FSI function will eliminate a metastable condition and guarantee a stable output. No ringing and no undetermined state will occur at the output under these conditions.

Note that the FSI function will not prevent duty cycle distortion in case of a slowly deteriorating (but still toggling) input signal close to the FSI threshold. Due to the FSI function, the propagation delay will depend upon rise and fall time of the input signal and on its amplitude. Refer to "Typical Characteristics" for detailed information.

Interface Applications

For Input Interface Applications, see Figures 4a through 4f. For CML Output Termination, see Figures 5a through 5d.

CML Output Termination with VCCO 1.2V

For VCCO of 1.2V, Figure 5a, terminate the output with 50Ω to 1.2V, DC-coupled, not 100Ω differentially across the outputs.

If AC-coupling is used, Figure 5d, terminate into 50Ω to 1.2V before the coupling capacitor and then connect to a high value resistor to a reference voltage.

Do not AC-couple with internally terminated receiver, such as 50Ω ANY-IN input. AC-coupling will offset the output voltage by 200mV and this offset voltage will be too low for proper driver operation. Any unused output pair needs to be terminated when VCCO is 1.2V, do not leave floating.

CML Output Termination with VCCO 1.8V, 2.5V

For VCCO of 1.8V and 2.5V, Figure 5a and Figure 5b, terminate with either 50Ω to VCCO or 100Ω differentially across the outputs. See Figure 5c for ACcoupling.

Input AC-Coupling

The SY54020R input can accept AC-coupling from any driver. Bypass VT with a 0.1µF low ESR capacitor to VCC, as shown in Figures 4c and 4d. VT has an internal high impedance resistor divider as shown in Figure 2a, to provide a bias voltage for AC-coupling.

Timing Diagrams




Figure 1a. Propagation Delay




Figure 1b. Output Enable/Disable Timing







Figure 1c. Fail-Safe Feature


Typical Characteristics


 V_{CC} = 2.5V, V_{CCO} = 1.2V GND = 0V, V_{IN} = 400mV, R_L = 50 Ω to 1.2V, T_A = 25 $^{\circ}$ C, unless otherwise stated.














Functional Characteristics

 V_{CC} = 2.5V, V_{CCO} =1.2V GND = 0V, V_{IN} = 400mV, R_L = 50 Ω to 1.2V, T_A = 25 Ω , unless otherwise stated.











TIME (75ps/div.)


2GHz Output







3.2Gbps Output



Input and Output Stage




Figure 2a. Simplified Differential Input Buffer




Figure 2b. Simplified CML Output Buffer

Single-Ended and Differential Swings



Figure 3a. Single-Ended Swing




Figure 3b. Differential Swing

Input Interface Applications




Figure 4a. CML Interface (DC-Coupled, 1.8V, 2.5V)

Option: may connect V_T to V_{CC}




Figure 4b. CML Interface (DC-Coupled, 1.2V)




Figure 4c. CML Interface (AC-Coupled)




Figure 4d. LVPECL Interface (AC-Coupled)




Figure 4e. LVPECL Interface (DC-Coupled)




Figure 4f. LVDS Interface

CML Output Termination




Figure 5a. 1.2V, 1.8V or 2.5V **CML DC-Coupled Termination**




Figure 5c. CML AC-Coupled Termination (V_{cco} 1.8V or 2.5V)




Figure 5b. 1.8V or 2.5V **CML DC-Coupled Termination**





Figure 5d. CML AC-Coupled Termination (V_{CCO} 1.2V only)

Package Information



16-Pin MLF® (3mm x3mm) (MLF-16)

MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2009 Micrel, Incorporated.