



SY89840U

Precision LVPECL Runt Pulse Eliminator 2:1 Multiplexer

General Description

The SY89840U is a low jitter PECL, 2:1 differential input multiplexer (MUX) optimized for redundant source switchover applications. Unlike standard multiplexers, the SY89840U unique 2:1 Runt Pulse Eliminator (RPE) MUX prevents any short cycles or "runt" pulses during switchover. In addition, a unique Fail-Safe Input protection prevents metastable conditions when the selected input clock fails to a DC voltage (voltage between the pins of the differential input drops below 100mV).

The differential input includes Micrel's unique, 3-pin input termination architecture that allows customers to interface to any differential signal (AC or DC-coupled) as small as 100mV (200mV_{pp}) without any level shifting or termination resistor networks in the signal path. The output is 800mV, 100K compatible LVPECL with fast rise/fall times guaranteed to be less than 190ps.

The SY89840U operates from a 2.5V $\pm 5\%$ or 3.3V $\pm 10\%$ supply and is guaranteed over the full industrial temperature range of -40°C to $+85^{\circ}\text{C}$. The SY89840U is part of Micrel's high-speed, Precision Edge[®] product line. All support documentation can be found on Micrel's web site at: www.micrel.com.



Precision Edge[®]

Features

- Selects between two sources, and provides a glitch-free, stable LVPECL output
- Guaranteed AC performance over temperature and supply voltage:
 - Wide operating frequency: 1kHz to $>1.5\text{GHz}$
 - $< 880\text{ps}$ In-to-Out t_{pd}
 - $< 190\text{ps}$ t_r/t_f
- Unique patent-pending input isolation design minimizes crosstalk
- Fail-safe input prevents oscillations
- Ultra-low jitter design:
 - $< 1\text{ps}_{rms}$ random jitter
 - $< 1\text{ps}_{rms}$ cycle-to-cycle jitter
 - $< 10\text{ps}_{pp}$ total jitter (clock)
 - $< 0.7\text{ps}_{rms}$ MUX crosstalk induced jitter
- Unique patent-pending input termination and VT pin accepts DC-coupled and AC-coupled inputs (CML, PECL, LVDS)
- 800mV LVPECL output swing
- 2.5V $\pm 5\%$ or 3.3V $\pm 10\%$ supply voltage
- -40°C to $+85^{\circ}\text{C}$ industrial temperature range
- Available in 16-pin (3mm x 3mm) QFN package

Applications

- Redundant clock switchover
- Failsafe clock protection

Markets

- LAN/WAN
- Enterprise servers
- ATE
- Test and measurement



Precision Edge is a registered trademark of Micrel, Inc.

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • <http://www.micrel.com>

February 2005

M9999-021705
hbwhelp@micrel.com or (408) 955-1690

Typical Application



Simplified Example Illustrating RPE (Runt Pulse Elimination) Circuit when Primary Clock Fails


Ordering Information⁽¹⁾

Part Number	Package Type	Operating Range	Package Marking	Lead Finish
SY89840UMG	QFN-16	Industrial	840U with bar-line Pb-Free indicator	NiPdAu Pb-Free
SY89840UMGTR ⁽²⁾	QFN-16	Industrial	840U with bar-line Pb-Free indicator	NiPdAu Pb-Free

Notes:

1. Contact factory for die availability. Dice are guaranteed at $T_A = 25^\circ\text{C}$, DC Electricals Only.
2. Tape and Reel.

Pin Configuration



16-Pin QFN

Pin Description

Pin Number	Pin Name	Pin Function
4, 1, 16, 13	IN0, /IN0, IN1, /IN1	Differential Inputs: These input pairs are the differential signal inputs to the device. These inputs accept AC or DC-coupled signals as small as 100mV (200mV _{pp}). Each pin of a pair internally terminates to a VT pin through 50Ω. Please refer to the "Input Interface Applications" section for more details.
3, 15	VT0, VT1	Input Termination Center-Tap: Each side of the differential input pair terminates to a VT pin. The VT0 and VT1 pins provide a center-tap to a termination network for maximum interface flexibility. See the "Input Interface Applications" section for more details.
2, 14	VREF-AC0 VREF-AC1	Reference Voltage: This output biases to V _{CC} -1.2V. It is used for AC-coupling inputs IN and /IN. Connect VREF-AC directly to the corresponding VT pin. Bypass with 0.01μF low ESR capacitor to V _{CC} . Maximum sink/source current is ±1.5mA. Due to the limited drive capability, the VREF-AC pin is only intended to drive its respective VT pin. See "Input Interface Applications" section.
10	SEL	This single-ended TTL/CMOS-compatible input selects the inputs to the multiplexer. Note that this input is internally connected to a 25kΩ pull-up resistor and will default to a logic HIGH state if left open.
5, 8, 12	VCC	Positive Power Supply: Bypass with 0.1μF//0.01μF low ESR capacitors as close to VCC pins as possible.
6, 7	Q, /Q	Differential Outputs: This differential LVPECL output is a logic function of the IN0, IN1, and SEL inputs. Please refer to the truth table below for details.
9	GND Exposed Pad	Ground: Ground pin and exposed pad must be connected to the same ground plane.
11	CAP	Power-On Reset (POR) Initialization capacitor. When using the multiplexer with RPE capability, this pin is tied to a capacitor to V _{CC} . The purpose is to ensure the internal RPE logic starts up in a known state. See "Power-On Reset (POR) Description" section for more details regarding capacitor selection. If this pin is tied directly to V _{CC} , the RPE function will be disabled and the multiplexer will function as a normal multiplexer. The CAP pin should never be left open.

Truth Table

INPUTS					OUTPUTS	
IN0	/IN0	IN1	/IN1	SEL	Q	/Q
0	1	X	X	0	0	1
1	0	X	X	0	1	0
X	X	0	1	1	0	1
X	X	1	0	1	1	0

Absolute Maximum Ratings⁽¹⁾

Supply Voltage (V _{CC}).....	-0.5V to +4.0V
Input Voltage (V _{IN}).....	-0.5V to V _{CC}
LVPECL Output Current (I _{OUT})	
Continuous	±50mA
Surge.....	±100mA
Termination Current	
Source/Sink Current on V _T	±100mA
Source/Sink Current on IN, /IN.....	±50mA
V _{REF-AC} Current	
Source/sink current on V _{REF-AC}	±2mA
Lead Temperature (soldering, 20 sec.)	+260°C

Storage Temperature (T_s)..... -65°C to 150°C

Operating Ratings⁽²⁾

Supply Voltage (V _{CC}).....	+2.375V to +2.625V
.....	+3.0V to +3.6V
Ambient Temperature (T _A).....	-40°C to +85°C
Package Thermal Resistance ⁽³⁾	
QFN (θ _{JA})	
Still-Air	60°C/W
QFN (Ψ _{JB})	
Junction-to-Board	33°C/W

DC Electrical Characteristics⁽⁴⁾

T_A = -40°C to +85°C; unless otherwise stated.

Symbol	Parameter	Condition	Min	Typ	Max	Units
V _{CC}	Power Supply		2.375		2.625	V
			3.0		3.6	V
I _{CC}	Power Supply Current	No load, max V _{CC} .		65	95	mA
R _{IN}	Input Resistance (IN-to-V _T)		45	50	55	Ω
R _{DIFF_IN}	Differential Input Resistance (IN-to-/IN)		90	100	110	Ω
V _{IH}	Input High Voltage (IN, /IN)		1.2		V _{CC}	V
V _{IL}	Input Low Voltage (IN, /IN)		0		V _{IH} -0.1	V
V _{IN}	Input Voltage Swing (IN, /IN)	See Figure 1a. Note 5	0.1		V _{CC}	V
V _{DIFF_IN}	Differential Input Voltage Swing IN-/IN	See Figure 1b.	0.2			V
V _{IN_FSI}	Input Voltage Threshold that Triggers FSI			30	100	mV
V _{T_IN}	IN-to-V _T (IN, /IN)				1.28	V
V _{REF-AC}	Output Reference Voltage		V _{CC} -1.3	V _{CC} -1.2	V _{CC} -1.1	V

Notes:

1. Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
3. Package Thermal Resistance assumes exposed pad is soldered (or equivalent) to the devices most negative potential on the PCB. θ_{JA} and Ψ_{JB} values are determined for a 4-layer board in still air unless otherwise stated.
4. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.
5. V_{IN} (max) is specified when V_T is floating.

LVPECL Outputs DC Electrical Characteristics⁽⁶⁾

$V_{CC} = 2.5V \pm 5\%$ or $3.3V \pm 10\%$; $T_A = -40^\circ C$ to $+85^\circ C$; $R_L = 50\Omega$ to $V_{CC}-2V$, unless otherwise stated.

Symbol	Parameter	Condition	Min	Typ	Max	Units
V_{OH}	Output HIGH Voltage Q, /Q		$V_{CC}-1.145$		$V_{CC}-0.895$	V
V_{OL}	Output Low Voltage Q, /Q		$V_{CC}-1.945$		$V_{CC}-1.695$	V
V_{OUT}	Output Voltage Swing Q, /Q	See Figure 1a	550	800		mV
$V_{DIFF-OUT}$	Differential Output Voltage Swing Q, /Q	See Figure 1b	1100	1600		mV

LVTTL/CMOS DC Electrical Characteristics⁽⁶⁾

$V_{CC} = 2.5V \pm 5\%$ or $3.3V \pm 10\%$; $T_A = -40^\circ C$ to $+85^\circ C$, unless otherwise stated.

Symbol	Parameter	Condition	Min	Typ	Max	Units
V_{IH}	Input HIGH Voltage		2.0			V
V_{IL}	Input LOW Voltage				0.8	V
I_{IH}	Input HIGH Current		-125		30	μA
I_{IL}	Input LOW Current		-300			μA

Note:

6. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

AC Electrical Characteristics⁽⁷⁾

$V_{CC} = 2.5V \pm 5\%$ or $3.3V \pm 10\%$; $T_A = -40^\circ C$ to $+85^\circ C$, $R_L = 50\Omega$ to $V_{CC} - 2V$, unless otherwise stated.

Symbol	Parameter	Condition	Min	Typ	Max	Units
f_{MAX}	Maximum Operating Frequency	Clock	1.5	2.0		GHz
t_{pd}	Differential Propagation Delay	In-to-Q $100mV < V_{IN} \leq 200mV^{(8)}$	480	625	880	ps
		In-to-Q $200mV < V_{IN} \leq 800mV^{(8)}$	460	600	820	ps
		SEL-to-Q RPE enabled, see Timing Diagram			17	cycles
		SEL-to-Q RPE disabled ($V_{IN} = V_{CC}/2$)	550		900	ps
t_{pd} Tempco	Differential Propagation Delay Temperature Coefficient			115		fs/ $^\circ C$
t_{SKEW}	Part-to-Part Skew	Note 9			200	ps
t_{Jitter}	Random Jitter	Note 10			1	ps _(rms)
	Cycle-to-Cycle Jitter	Note 11			1	ps _(rms)
	Total Jitter (TJ)	Note 12			10	ps _(pp)
	Crosstalk-induced Jitter	Note 13			0.7	ps _(rms)
t_r, t_f	Output Rise/Fall Time (20% to 80%)	At full output swing	70	130	190	ps

Notes:

- High-frequency AC-parameters are guaranteed by design and characterization.
- Propagation delay is measured with input $t_r, t_f \leq 300ps$ (20% to 80%) and $V_{IL} \geq 800mV$.
- Part-to-part skew is defined for two parts with identical power supply voltages at the same temperature and with no skew of the edges at the respective inputs.
- Random jitter is measured with a K28.7 character pattern, measured at $<f_{MAX}$.
- Cycle-to-cycle jitter definition: The variation of periods between adjacent cycles, $T_n - T_{n-1}$ where T is the time between rising edges of the output signal.
- Total jitter definition: with an ideal clock input of frequency $<f_{MAX}$, no more than one output edge in 10^{12} output edges will deviate by more than the specified peak-to-peak jitter value.
- Crosstalk is measured at the output while applying two similar differential clock frequencies that are asynchronous with respect to each other at the inputs.

Functional Description

RPE MUX and Fail-Safe Input

The SY89840U is optimized for clock switchover applications where switching from one clock to another clock without runt pulses (short cycles) is required. It features two unique circuits:

Runt-Pulse Eliminator (RPE) Circuit:

The RPE MUX provides a “glitchless” switchover between two clocks and prevents any runt pulses from occurring during the switchover transition. The design of both clock inputs is identical (i.e., the switchover sequence and protection is symmetrical for both input pair, IN0 or IN1. Thus, either input pair may be defined as the primary input). If not required, the RPE function can be permanently disabled to allow the switchover between inputs to occur immediately. If the CAP pin is tied directly to V_{CC}, the RPE function will be disabled and the multiplexer will function as a normal multiplexer.

Fail-Safe Input (FSI) Circuit:

The FSI function provides protection against a selected input pair that drops below the minimum amplitude requirement. If the selected input pair drops sufficiently below the 100mV minimum single-ended input amplitude limit (V_{IN}), or 200mV differentially (V_{DIFF_IN}), the output will latch to the last valid clock state.

RPE and FSI Functionality


The basic operation of the RPE MUX and FSI functionality is described with the following four case descriptions. All descriptions are related to the true inputs and outputs. The primary (or selected) clock is called CLK1; the secondary (or alternate) clock is called CLK2. Due to the totally asynchronous relation of the IN and SEL signals and an additional internal protection against metastability, the number of pulses required for the operations described in cases 1-4 can vary within certain limits. Refer to “Timing Diagrams” for more detailed information.

Case #1 Two Normal Clocks and RPE Enabled

In this case the frequency difference between the two running clocks IN0 and IN1 must not be greater than 1.5:1. For example, if the IN0 clock is 500MHz, the IN1 clock must be within the range of 334MHz to 750MHz.

If the SEL input changes state to select the alternate clock, the switchover from CLK1 to CLK2 will occur in three stages.

- Stage 1: The output will continue to follow CLK1 for a limited number of pulses.
- Stage 2: The output will remain LOW for a limited number of pulses of CLK2.
- Stage 3: The output follows CLK2.




Timing Diagram 1

Case #2 Input Clock Failure: Switching from a selected clock stuck HIGH to a valid clock (RPE enabled).

If CLK1 fails HIGH before the RPE MUX selects CLK2 (using the SEL pin), the switchover will occur in three stages.

- Stage 1: The output will remain HIGH for a limited number of pulses of CLK2.
- Stage 2: The output will switch to LOW and then remain LOW for a limited number of falling edges of CLK2.
- Stage 3: The output will follow CLK2



Timing Diagram 2


Note:

Output shows extended clock cycle during switchover. Pulse width for both high and low of this cycle will always be greater than 50% of the CLK2 period.

Case #3 Input Clock Failure: Switching from a selected clock stuck Low to a valid clock (RPE enabled).

If CLK1 fails LOW before the RPE MUX selects CLK2 (using the SEL pin), the switchover will occur in two stages.

- Stage 1: The output will remain LOW for a limited number of falling edges of CLK2.
- Stage 2: The output will follow CLK2.



Timing Diagram 3


Case #4 Input Clock Failure: Switching from the selected clock input stuck in an undetermined state to a valid clock input (RPE enabled).

If CLK1 fails to an undetermined state (e.g., amplitude falls below the 100mV (V_{IN}) minimum single-ended input limit, or 200mV differentially) before the RPE MUX selects CLK2 (using the SEL pin), the switchover to the valid clock CLK2 will occur either following Case #2 or Case #3, depending on the last valid state at the CLK1.

If the selected input clock fails to a floating, static, or extremely low signal swing, including 0mV, the FSI

function will eliminate any metastable condition and guarantee a stable output signal. No ringing and no undetermined state will occur at the output under these conditions.

Please note that the FSI function will not prevent duty cycle distortions or runt pulses in case of a slowly deteriorating (but still toggling) input signal. Due to the FSI function, the propagation delay will depend on rise and fall time of the input signal and on its amplitude. Refer to "Typical Operating Characteristics" for more detailed information.



Timing Diagram 4

Power-On Reset (POR) Description

The SY89840U includes an internal power-on reset (POR) function to ensure the RPE logic starts-up in a known logic state once the power-supply voltage is stable. An external capacitor connected between V_{CC} and the CAP pin (pin 11) controls the delay for the power-on reset function.

Calculation of the required capacitor value is based on the time the system power supply needs to power up to a minimum of 2.3V. The time constant for the internal power-on-reset must be greater than the time required for the power supply to ramp up to a minimum of 2.3V.

The following equation describes this relationship:

$$C(\mu F) \geq \frac{t_{dPS}(ms)}{12(ms / \mu F)}$$






As an example, if the time required for the system power supply to power up past 2.3V is 12ms, the required capacitor value on pin 11 would be:

$$C(\mu F) \geq \frac{12ms}{12(ms / \mu F)}$$

$$C(\mu F) \geq 1\mu F$$

Typical Operating Characteristics

$V_{CC} = 3.3V$, $GND = 0V$, $V_{IN} \geq 400mV_{pk}$, $t_r/t_f \leq 300ps$, $R_L = 50\Omega$ to $V_{CC}-2V$, $T_A = 25^\circ C$, unless otherwise stated.



Singled-Ended and Differential Swings




Figure 1a. Single-Ended Voltage Swing




Figure 1b. Differential Voltage Swing

Input and Output Stages




Figure 2a. Simplified Differential Input Stage




Figure 2b. Simplified LVPECL Output Stage

Input Interface Applications




Figure 3a. LVPECL Interface (DC-Coupled)




Figure 3b. LVPECL Interface (AC-Coupled)




Figure 3c. CML Interface (DC-Coupled)




Figure 3d. CML Interface (AC-Coupled)




Figure 3e. LVDS Interface

LVPECL Output Interface Applications

LVPECL has a high input impedance, a very low output impedance (open emitter), and a small signal swing which results in low EMI. LVPECL is ideal for driving 50Ω and 100Ω controlled impedance transmission lines. There are several techniques for terminating the LVPECL output: Parallel

Termination-Thevenin Equivalent, Parallel Termination (3-resistor), and AC-coupled Termination. Unused output pairs may be left floating. However, single-ended outputs must be terminated, or balanced.





Figure 4a. Parallel Termination-Thevenin Equipment




- Notes:
1. Power-saving alternative to Thevenin termination.
 2. Place termination resistors as close to destination inputs as possible.
 3. R_b resistor sets the DC bias voltage, equal to V_T.
 4. For 2.5V systems, R_b = 19Ω, For 3.3V systems, R_b = 50Ω


Figure 4b. Parallel Termination (3-Resistor)

Part Number	Function	Data Sheet Link
SY89841U	Precision LVDS Runt Pulse Eliminator 2:1 Multiplexer	www.micrel.com/product-info/products/sy89841u.shtml
SY89842U	Precision CML Runt Pulse Eliminator 2:1 Multiplexer	www.micrel.com/product-info/products/sy89842u.shtml
HBW Solutions	New Products and Applications	www.micrel.com/product-info/products/solutions.shtml


QFN - 16



TOP VIEW



BOTTOM VIEW



SIDE VIEW

- NOTE:
1. ALL DIMENSIONS ARE IN MILLIMETERS.
 2. MAX. PACKAGE WARPAGE IS 0.05 mm.
 3. MAXIMUM ALLOWABLE BURRS IS 0.076 mm IN ALL DIRECTIONS.
 4. PIN #1 ID ON TOP WILL BE LASER/INK MARKED.

MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA
 TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB <http://www.micrel.com>

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2005 Micrel, Incorporated.