



# SY88343HL

## 3.3V, 3.2Gbps CML Limiting Post Amplifier with High-Gain TTL Loss-of-Signal

### General Description

The SY88343HL low-power, high-sensitivity, limiting, post amplifier is designed for use in fiber-optic receivers. The device connects to typical transimpedance amplifiers (TIAs). The linear signal output from TIAs can contain significant amounts of noise and may vary in amplitude over time. The SY88343HL quantizes these signals and outputs CML level waveforms.

The SY88343HL operates from a single +3.3V power supply, over temperatures ranging from  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ . With its wide bandwidth, high gain, and signals with data rates up to 3.2Gbps and as small as  $4\text{mV}_{\text{PP}}$ , it can be amplified to drive devices with CML/PECL inputs

The SY88343HL generates a high-gain loss-of-signal (LOS) open-collector TTL output. This function has a high-gain input stage for increased LOS sensitivity. A programmable loss-of-signal level set pin ( $\text{LOS}_{\text{LVL}}$ ) sets the sensitivity of the input amplitude detection. LOS asserts high if the input amplitude falls below the threshold set by  $\text{LOS}_{\text{LVL}}$  and de-asserts low otherwise. The enable bar input ( $/\text{EN}$ ) de-asserts the true output signal without removing the input signal. The LOS output can be fed back to the  $/\text{EN}$  input to maintain output stability under a loss-of-signal condition. Typically, 3.5dB LOS hysteresis is provided to prevent chattering.

All support documentation can be found on Micrel's web site at: [www.micrel.com](http://www.micrel.com).

### Features

- High input sensitivity:  $4\text{mV}_{\text{PP}}$
- Single 3.3V power supply
- 155Mbps to 3.2Gbps operation
- Ideal for multi-rate applications
- Low-noise CML data outputs
- High-sensitivity Loss-of-signal (LOS) detection
- Chatter-free open-collector TTL Loss-of-Signal (LOS) output with internal  $4.75\text{k}\Omega$  pull-up resistor
- TTL  $/\text{EN}$  input
- Programmable LOS level set ( $\text{LOS}_{\text{LVL}}$ )
- Available in a tiny (3mm x 3mm) 16-pin QFN package


### Applications

- APON, BPON, EPON, GEPON, and GPON
- SFP/SFF/GBIC optical transceivers
- Gigabit Ethernet
- 1X and 2X Fibre Channel
- SONET/SDH: OC 3/12/24/48 – STM 1/4/8/16
- Line driver and line receiver

### Markets

- FTTX
- Datacom/Telecom

### Typical Application




## Ordering Information

| Part Number                  | Package Type | Operating Range | Package Marking                      | Lead Finish    |
|------------------------------|--------------|-----------------|--------------------------------------|----------------|
| SY88343HLMG                  | QFN-16       | Industrial      | 343H with Pb-Free bar line indicator | NiPdAu Pb-Free |
| SY88343HLMGTR <sup>(1)</sup> | QFN-16       | Industrial      | 343H with Pb-Free bar line indicator | NiPdAu Pb-Free |

**Note:**

1. Tape and Reel.

## Pin Configuration



16-Pin QFN

## Pin Description

| Pin Number   | Pin Name         | Type   | Pin Function   |
|--------------|------------------|--|--|
| 15           | /EN              | TTL Input: Default is HIGH.                                    | /Enable: This input enables the outputs when it is LOW. Note that this input is internally connected to a 25kΩ pull-up resistor and will default to logic HIGH state if left open. |
| 1            | DIN              | Data Input   | True data input.   |
| 4            | /DIN             | Data Input   | Complementary data input.  |
| 6            | VREF             |  | Reference Voltage: Bypass with 0.1μF low ESR capacitor from VREF to VCC to stabilize LOS <sub>LVL</sub> and V <sub>REF</sub> .   |
| 14           | LOSLVL           | Input  | Loss-of-Signal Level Set: a resistor from this pin to VCC sets the threshold for the data input amplitude at which LOS will be asserted.   |
| 2, 3, 10, 11 | GND, Exposed Pad | Ground   | Device ground. GND and Exposed pad are to be tied to the same ground plane.  |
| 7            | LOS              | Open-collector TTL output w/internal 4.75kΩ pull-down resistor | Loss-of-Signal: asserts high when the data input amplitude falls below the threshold sets by LOS <sub>LVL</sub> .  |
| 9            | /DOUT            | CML Output   | Complementary data output.   |
| 12           | DOUT             | CML Output   | True data output.  |
| 5, 8, 13, 16 | VCC              | Power Supply   | Positive power supply.   |

### Absolute Maximum Ratings<sup>(1)</sup>

Supply Voltage ( $V_{CC}$ ) ..... 0V to +4.0V  
 Input Voltage (DIN, /DIN) ..... 0 to  $V_{CC}$   
 Output Current ( $I_{OUT}$ ) .....  $\pm 25$ mA  
 /EN Voltage ..... 0 to  $V_{CC}$   
 $V_{REF}$  Current ..... -800 $\mu$ A to + 500 $\mu$ A  
 LOS<sub>LVL</sub> Voltage .....  $V_{REF}$  to  $V_{CC}$   
 Lead Temperature (soldering, 20sec.) ..... 260°C  
 Storage Temperature ( $T_s$ ) ..... -65°C to +150°C

### Operating Ratings<sup>(2)</sup>

Supply Voltage ( $V_{CC}$ ) ..... +3.0V to +3.6V  
 Ambient Temperature ( $T_A$ ) ..... -40°C to +85°C  
 Junction Temperature ( $T_J$ ) ..... -40°C to +125°C  
 Junction Thermal Resistance  
 QFN ( $\theta_{JA}$ )  
 Still-air ..... 61°C/W  
 QFN ( $\Psi_{JB}$ )  
 Junction-to-board ..... 38°C/W

### DC Electrical Characteristics

$V_{CC} = 3.0V$  to  $3.6V$ ;  $R_L = 50\Omega$  to  $V_{CC}$ ;  $T_A = -40^\circ C$  to  $+85^\circ C$ .

| Symbol             | Parameter                     | Condition       | Min            | Typ            | Max            | Units    |
|--------------------|-------------------------------|-----------------|----------------|----------------|----------------|----------|
| $I_{CC}$           | Power Supply Current          | No output load  |                | 45             | 62             | mA       |
| LOS <sub>LVL</sub> | LOS <sub>LVL</sub> Voltage    |                 | $V_{REF}$      |                | $V_{CC}$       | V        |
| $V_{OH}$           | CML Output HIGH Voltage       |                 | $V_{CC}-0.020$ | $V_{CC}-0.005$ | $V_{CC}$       | V        |
| $V_{OL}$           | CML Output LOW Voltage        | $V_{CC} = 3.3V$ | $V_{CC}-0.475$ | $V_{CC}-0.400$ | $V_{CC}-0.350$ | V        |
| $V_{OFFSET}$       | Differential Output Offset    |                 |                |                | $\pm 80$       | mV       |
| $Z_O$              | Single-Ended Output Impedance |                 | 40             | 50             | 60             | $\Omega$ |
| $V_{REF}$          | Reference Voltage             |                 |                | $V_{CC}-1.28$  |                | V        |
| $V_{IHCMR}$        | Input Common Mode Range       |                 | GND+2.0        |                | $V_{CC}$       | V        |

### TTL DC Electrical Characteristics

$V_{CC} = 3.0V$  to  $3.6V$ ;  $R_L = 50\Omega$  to  $V_{CC}$ ;  $T_A = -40^\circ C$  to  $+85^\circ C$ .

| Symbol   | Parameter              | Condition   | Min        | Typ | Max       | Units              |
|----------|------------------------|---|------------|-----|-----------|--------------------|
| $V_{IH}$ | /EN Input HIGH Voltage |   | 2.0        |     |           |                    |
| $V_{IL}$ | /EN Input LOW Voltage  |   |            |     | 0.8       | V                  |
| $I_{IH}$ | /EN Input HIGH Current | $V_{IN} = 2.7V$<br>$V_{IN} = V_{CC}$  |            |     | 20<br>100 | $\mu A$<br>$\mu A$ |
| $I_{IL}$ | /EN Input LOW Current  | $V_{IN} = 0.5V$   | -300       |     |           | $\mu A$            |
| $V_{OH}$ | LOS Output HIGH Level  | $V_{CC} \geq 3.3V, I_{OH-MAX} < 160\mu A$<br>$V_{CC} < 3.3V, I_{OH-MAX} < 160\mu A$ | 2.4<br>2.0 |     |           | V<br>V             |
| $V_{OL}$ | LOS Output LOW Level   | $I_{OL} = +2mA$   |            |     | 0.5       | V                  |

**Notes:**

1. Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
3. Package thermal resistance assumes exposed pad is soldered (or equivalent) to the device's most negative potential (GND) on the PCB.  $\Psi_{JB}$  uses 4-layer ( $\theta_{JA}$ ) in still-air-number, unless otherwise stated.

## AC Electrical Characteristics



$V_{CC} = 3.0V$  to  $3.6V$ ;  $R_L = 50\Omega$  to  $V_{CC}$ ;  $T_A = -40^\circ C$  to  $+85^\circ C$ .

| Symbol        | Parameter                             | Condition                         | Min | Typ     | Max  | Units                                 |
|---------------|---------------------------------------|-----------------------------------|-----|---------|------|---------------------------------------|
| $t_r, t_f$    | Output Rise/Fall Time<br>(20% to 80%) | Note 4                            |     | 60      | 120  | ps                                    |
| $t_{JITTER}$  | Deterministic<br>Random               | Note 5<br>Note 6                  |     | 15<br>5 |      | ps <sub>PP</sub><br>ps <sub>RMS</sub> |
| $V_{ID}$      | Differential Input Voltage Swing      | Figure 1                          | 3   |         | 1800 | mV <sub>PP</sub>                      |
| $V_{OD}$      | Differential Output Voltage Swing     | $V_{ID} \geq 4mV_{PP}$ , Figure 1 | 700 | 800     | 950  | mV <sub>PP</sub>                      |
| $T_{OFF}$     | LOS Release Time                      |                                   |     | 2       | 10   | μs                                    |
| $T_{ON}$      | LOS Assert Time                       |                                   |     | 2       | 10   | μs                                    |
| $LOS_{AL}$    | Low LOS Assert Level                  | $R_{LOSLVL} = 15k\Omega$ , Note 8 |     | 3.0     |      | mV <sub>PP</sub>                      |
| $LOS_{DL}$    | Low LOS De-assert Level               | $R_{LOSLVL} = 15k\Omega$ , Note 8 |     | 4.5     |      | mV <sub>PP</sub>                      |
| $HYS_L$       | Low LOS Hysteresis                    | $R_{LOSLVL} = 15k\Omega$ , Note 7 |     | 3.5     |      | dB                                    |
| $LOS_{AM}$    | Medium LOS Assert Level               | $R_{LOSLVL} = 5k\Omega$ , Note 8  | 2   | 5.0     |      | mV <sub>PP</sub>                      |
| $LOS_{DM}$    | Medium LOS De-assert Level            | $R_{LOSLVL} = 5k\Omega$ , Note 8  |     | 7.5     | 11   | mV <sub>PP</sub>                      |
| $HYS_M$       | Medium LOS Hysteresis                 | $R_{LOSLVL} = 5k\Omega$ , Note 7  | 2   | 3.5     | 4.5  | dB                                    |
| $LOS_{AH}$    | High LOS Assert Level                 | $R_{LOSLVL} = 100\Omega$ , Note 8 | 8   | 12      |      | mV <sub>PP</sub>                      |
| $LOS_{DH}$    | High LOS De-assert Level              | $R_{LOSLVL} = 100\Omega$ , Note 8 |     | 18      | 23   | mV <sub>PP</sub>                      |
| $HYS_H$       | High LOS Hysteresis                   | $R_{LOSLVL} = 100\Omega$ , Note 7 | 2   | 3.5     | 4.5  | dB                                    |
| $B_{-3dB}$    | 3dB Bandwidth                         |                                   |     | 2       |      | GHz                                   |
| $A_{V(Diff)}$ | Differential Voltage Gain             |                                   | 40  | 46      |      | dB                                    |
| $S_{21}$      | Single-ended Small-Signal Gain        |                                   | 34  | 40      |      | dB                                    |





### Notes:

- Amplifier in limiting mode. Input is a 200MHz square wave.
- Deterministic jitter measured using 3.2Gbps K28.5 pattern,  $V_{ID} = 10mV_{PP}$ .
- Random jitter measured using 3.2Gbps K28.7 pattern,  $V_{ID} = 10mV_{PP}$ .
- This specification defines electrical hysteresis as  $20\log$  (LOS De-assert/LOS Assert). The ratio between optical hysteresis and electrical hysteresis is found to vary between 1.5 and 2, depending upon the level of received optical power and ROSA characteristics. Based on that ratio, the optical hysteresis corresponding to the electrical hysteresis range 2dB-4.5dB, shown in the AC characteristics table, will be 1dB-3dB Optical Hysteresis.
- See "Typical Operating Characteristics" for a graph showing how to choose a particular  $R_{LOSLVL}$  for a particular LOS assert and its associated de-assert amplitude.


## Typical Operating Characteristics



## Functional Characteristics



## Functional Block Diagram



### Detailed Description

The SY88343HL high-sensitivity limiting post amplifier operates from a single +3.3V power supply, over temperatures from  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ . Signals with data rates up to 3.2Gbps and as small as  $4\text{mV}_{\text{PP}}$  can be amplified. Figure 1 shows the allowed input voltage swing. The SY88343HL generates a LOS output.  $\text{LOSLVL}$  sets the sensitivity of the input amplitude detection.

#### Input Amplifier/Buffer

Figure 2 shows a simplified schematic of the SY88343HL's input stage. The high-sensitivity of the input amplifier allows signals as small as  $4\text{mV}_{\text{PP}}$  to be detected and amplified. The input amplifier also allows input signals as large as  $1800\text{mV}_{\text{PP}}$ . Input signals below  $6\text{mV}_{\text{PP}}$  are linearly amplified with a typical 46dB differential voltage gain. Since it is a limiting amplifier, the SY88343HL outputs typically  $800\text{mV}_{\text{PP}}$  voltage-limited waveforms for input signals than  $6\text{mV}_{\text{PP}}$ . Applications requiring the SY88343HL to operate with high-gain should have the upstream TIA placed as close as possible to the SY88343HL's input pins to ensure the best performance of the device.

#### Output Buffer

The SY88343HL's CML output buffer is designed to drive  $50\Omega$  lines. The output buffer requires appropriate termination for proper operation. An external  $50\Omega$  resistor to  $V_{\text{CC}}$  for each output pin provides this. Figure 3 shows a simplified schematic of the output stage.

### Loss-of-Signal

The SY88343HL generates a chatter-free LOS open-collector TTL output with an internal  $4.75\text{k}\Omega$  pull-up resistor as shown in Figure 4. LOS is used to determine that the input amplitude is large enough to be considered a valid input. LOS asserts high if the input amplitude falls below the threshold set by  $\text{LOSLVL}$  and de-asserts low otherwise. LOS can be fed back to the enable bar (/EN) input to maintain output stability under a loss of signal condition. /EN de-asserts the true output signal without removing the input signals. Typically, 3.5dB LOS hysteresis is provided to prevent chattering.

#### Loss-of-Signal Level Set

A programmable LOS level set pin ( $\text{LOSLVL}$ ) sets the threshold of the input amplitude detection. Connecting an external resistor between  $V_{\text{CC}}$  and  $\text{LOSLVL}$  sets the voltage at  $\text{LOSLVL}$ . This voltage ranges from  $V_{\text{CC}}$  to  $V_{\text{REF}}$ . The external resistor creates a voltage divider between  $V_{\text{CC}}$  and  $V_{\text{REF}}$ , as shown, in Figure 5.

#### Hysteresis

The SY88343HL typically provides 3.5dB LOS electrical hysteresis. By definition, a power ratio measured in dB is  $10\log(\text{power ratio})$ . Power is calculated as  $V_{\text{IN}}^2/R$  for an electrical signal. Hence, the same ratio can be stated as  $20\log(\text{voltage ratio})$ . While in linear mode, the electrical voltage input changes linearly with the optical power and therefore, the ratios change linearly. Thus, the optical hysteresis in dB is half the electrical hysteresis in dB given in the data sheet. Since the SY88343HL is an electrical device, this data sheet refers to hysteresis in electrical terms. With 3.5dB LOS hysteresis, a voltage factor of 1.5 is required to assert or de-assert LOS.




Figure 1.  $V_{IS}$  and  $V_{ID}$  Definition




Figure 2. Input Structure




Figure 3. Output Structure




Figure 4. Input Structure






Figure 5.  $LOS_{LVL}$  Setting Circuit


### Package Information



TOP VIEW




BOTTOM VIEW



SIDE VIEW

- NOTE:
1. ALL DIMENSIONS ARE IN MILLIMETERS.
  2. MAX. PACKAGE WARPAGE IS 0.05 mm.
  3. MAXIMUM ALLOWABLE BURRS IS 0.076 mm IN ALL DIRECTIONS.
  4. PIN #1 ID ON TOP WILL BE LASER/INK MARKED.



PCB Thermal Consideration for 16-Pin QFN Package

**Package Notes:**

1. Package meets Level 2 qualification.
2. All parts are dry-packaged before shipment.
3. Exposed pad must be soldered to a ground for proper thermal management.



---

**MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA**  
TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB <http://www.micrel.com>

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2007 Micrel, Incorporated.