BALLAS SEMICONDUCTOR

DS21455/DS21458 Quad T1/E1/J1 Transceivers

www.maxim-ic.com

GENERAL DESCRIPTION

The DS21455 and DS21458 are quad monolithic devices featuring independent transceivers that can be software configured for T1, E1, or J1 operation. Each is composed of a line interface unit (LIU), framer, HDLC controllers, and a TDM backplane interface, and is controlled via an 8-bit parallel port configured for Intel or Motorola bus operations. The DS21455* is a direct replacement for the older DS21Q55 quad MCM device. The DS21458, in a smaller package (17mm CSBGA) and featuring an improved controller interface, is software compatible with the older DS21Q55.

*The JTAG function on the DS21455/DS21458 is a single controller for all four transceivers, unlike the DS21Q55, which has a JTAG controller-per-transceiver architecture.

APPLICATIONS

Routers Channel Service Units (CSUs) Data Service Units (DSUs) Muxes Switches Channel Banks T1/E1 Test Equipment

ORDERING INFORMATION

PART	TEMP RANGE	PIN-PACKAGE
DS21455	0° C to $+70^{\circ}$ C	256 BGA
0021433	0 0 10 10 0	(27mm x 27mm)
DS21455+	0° C to $+70^{\circ}$ C	256 BGA
D521455+	$0 \ C \ 10 \ + \ / 0 \ C$	(27mm x 27mm)
DS21455N	-40°C to +85°C	256 BGA
D521455IN	-40 C 10 +83 C	(27mm x 27mm)
DC21455N	-40°C to +85°C	256 BGA
DS21455N+		(27mm x 27mm)
DC01450	0°C to +70°C	256 CSBGA
DS21458		(17mm x 17mm)
DC21459	000 (17000	256 CSBGA
DS21458+	0° C to $+70^{\circ}$ C	(17mm x 17mm)
DC01450N	1000 +- 10500	256 CSBGA
DS21458N	-40° C to $+85^{\circ}$ C	(17mm x 17mm)
DC01450N1	1000 +- 10500	256 CSBGA
DS21458N+	-40°C to +85°C	(17mm x 17mm)
	Ph)_free/PoHS_compliar	(

FEATURES

Four Independent Transceivers, Each Having the Following Features:

- Complete T1 (DS1)/ISDN-PRI/J1 Transceiver Functionality
- Complete E1 (CEPT) PCM-30/ISDN-PRI Transceiver Functionality
- Short- and Long-Haul Line Interface for Clock/Data Recovery and Waveshaping
- CMI Coder/Decoder
- Crystal-Less Jitter Attenuator
- Fully Independent Transmit and Receive Functionality
- Dual HDLC Controllers
- On-Chip Programmable BERT Generator and Detector
- Internal Software-Selectable Receive- and Transmit-Side Termination Resistors for 75Ω/100Ω/120Ω T1 and E1 Interfaces
- Dual Two-Frame Elastic-Store Slip Buffers that can Connect to Asynchronous Backplanes Up to 16.384MHz
- 16.384MHz, 8.192MHz, 4.096MHz, or 2.048MHz Clock Output Synthesized to Recovered Network Clock
- Programmable Output Clocks for Fractional T1, E1, H0, and H12 Applications
- Interleaving PCM Bus Operation
- 8-Bit Parallel Control Port, Multiplexed or Nonmultiplexed, Intel or Motorola
- IEEE 1149.1 JTAG-Boundary Scan
- 3.3V Supply with 5V Tolerant Inputs and Outputs
- DS21455 Directly Replaces DS21Q55
- Signaling System 7 (SS7) Support
- RAI-CI, AIS-CI Support

+ Denotes a lead(Pb)-free/RoHS-compliant package.

Note: Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device may be simultaneously available through various sales channels. For information about device errata, click here: <u>www.maxim-ic.com/errata</u>.

REVISION	CHANGES
040804	New Product Release.
091304	 An incorrect Device ID was shown in the IDR register. A table was added to clearly show the Device IDs for the DS21455 and DS21458. Corrected multiple incorrect pin names in Figure 5-2. The pin names were changed to match the correct pin names shown in Table 5-2. Pin A1 was changed from TNEG0 to TNEGO3. Pin F11 was changed from TLINK3 to TLINK2. Pin K1 was changed from RTIP to RTIP1. Pin K9 was changed from UNUSED to N.C. Pin K15 was changed from JSTRST to TSTRST. Pin P3 was changed from UNUSED to N.C. The 8X clock reference was removed from Figure 3-1 and Figure 3-2. The thermal data shown in Section 37 was corrected and the LQFP package information was removed. The supply current shown in Section 37 was corrected and a typical power dissipation number was added, as well as a note explaining the testing conditions.
101304	Removed CCR4.0, CCR4.1, CCR4.2, and CCR4.3 bits from CCR4. These were listed as User Programmable Outputs but these do not exist on the DS21458 or the DS21455.
042105	Removed references to TESO and TDATA in the pin description list, as these pins are not available on the DS21455/DS21458.
081805	Added the MCLKS bit to CCR1.7 (was missing in previous data sheet revisions) in Section <u>12</u> .
042106	Replaced Figure 25-5 and Figure 25-6, added Table 25-6 and Table 25-7.
052406	Added lead-free part numbers to Ordering Information table (page 1).
051507	Removed description for RCL pin (device does not have this pin) (page 23); corrected register setting for Transmit Signaling Registers E1 CCS mode (page 102).

DOCUMENT REVISION HISTORY

TABLE OF CONTENTS

1.	DESCRIPTION	9
1.1	STANDARDS	
2.	FEATURE HIGHLIGHTS	11
2.1	General	
2.2	LINE INTERFACE	
2.3	CLOCK SYNTHESIZER	
2.4	JITTER ATTENUATOR	
2.5	FRAMER/FORMATTER	
2.6	SYSTEM INTERFACE	
2.7	HDLC CONTROLLERS.	
2.8	TEST AND DIAGNOSTICS	
2.9	EXTENDED SYSTEM INFORMATION BUS	
2.10		
3.	BLOCK DIAGRAM	
4.	DS21455/DS21458 DELTA	
4.1	PACKAGE	
4.2	CONTROLLER INTERFACE	
4.3	ESIB FUNCTION	
4.4	FRAMER/LIU INTERIM SIGNALS	
5.	PIN FUNCTION DESCRIPTION	
5.1	TRANSMIT SIDE PINS	. 20
5.2	RECEIVE SIDE PINS	
5.3	PARALLEL CONTROL PORT PINS	
5.4	EXTENDED SYSTEM INFORMATION BUS	
5.5	JTAG TEST ACCESS PORT PINS	
5.6	LINE INTERFACE PINS	. 27
5.7	SUPPLY PINS	. 28
5.8	PIN DESCRIPTIONS	
5.9	PACKAGES	
6.	PARALLEL PORT	41
6.1	REGISTER MAP	. 41
7.	SPECIAL PER-CHANNEL REGISTER OPERATION	
8.	PROGRAMMING MODEL	
8.1	Power-Up Sequence	49
-	1.1 Master Mode Register	
8.2	INTERRUPT HANDLING	
8.3	STATUS REGISTERS	
	INFORMATION REGISTERS	
8.5	INTERRUPT INFORMATION REGISTERS	
9.	CLOCK MAP	
10.	T1 FRAMER/FORMATTER CONTROL REGISTERS	
10.1		
10.2		
10.2		
10.4		
10.5		
11.	E1 FRAMER/FORMATTER CONTROL REGISTERS	
	E1 CONTROL REGISTERS	
	2 AUTOMATIC ALARM GENERATION	
	1.2.1 Auto AIS	
	1.2.2 Auto AIS	
	1.2.3 Auto FAI	
	1.2.4 G.706 CRC-4 Interworking	
	3 E1 INFORMATION REGISTERS.	
	COMMON CONTROL AND STATUS REGISTERS	. 00 71

13.	I/O PIN CONFIGURATION OPTIONS		
14.	LOOPBACK CONFIGURATIONS		80
14.1	1 PER-CHANNEL PAYLOAD LOOPBACK		
15.	ERROR COUNT REGISTERS		85
15.1	1 LINE CODE VIOLATION COUNT REGISTER (LCVCR)		
	5.1.1 T1 Operation		
1	5.1.2 E1 Operation		
15.2	2 PATH CODE VIOLATION COUNT REGISTER (PCVCR)		
1	5.2.1 T1 Operation		
	5.2.2 E1 Operation		
15.3	3 FRAMES OUT OF SYNC COUNT REGISTER (FOSCR)		
1	5.3.1 T1 Operation		
1	5.3.2 E1 Operation		
15.4	4 E-BIT COUNTER REGISTER (EBCR)		
16 .	DS0 MONITORING FUNCTION		91
16.1	1 TRANSMIT DS0 MONITOR REGISTERS		
16.2	2 RECEIVE DS0 MONITOR REGISTERS		
17.	SIGNALING OPERATION		93
17.1	1 RECEIVE SIGNALING		
	7.1.1 Processor-Based Receive Signaling		
-	7.1.2 Hardware-Based Receive Signaling		
	2 TRANSMIT SIGNALING		
	7.2.1 Processor-Based Transmit Signaling		
	7.2.2 Software Signaling Insertion Enable Registers, E1 CAS Mode		
	7.2.3 Software Signaling Insertion Enable Registers, T1 Mode		
18.	PER-CHANNEL IDLE CODE GENERATION		108
-	1 IDLE CODE PROGRAMMING EXAMPLES		
19.	CHANNEL BLOCKING REGISTERS		113
20.	ELASTIC STORES OPERATION		
	1 RECEIVE SIDE		
	0.1.1 T1 Mode		
	0.1.2 E1 Mode		
	2 TRANSMIT SIDE		
	0.2.1 T1 Mode		
	0.2.2 E1 Mode		
	3 ELASTIC STORES INITIALIZATION		
			400
	G.706 INTERMEDIATE CRC-4 UPDATING (E1 MODE ONLY)		
22.	T1 BIT ORIENTED CODE (BOC) CONTROLLER		123
22.1			
	2 RECEIVE BOC		
23.	ADDITIONAL (Sa) AND INTERNATIONAL (Si) BIT OPERATION (E1 ONLY)		127
23.1		127	
23.2	2 INTERNAL REGISTER SCHEME BASED ON DOUBLE-FRAME (METHOD 2)	127	
23.3	3 INTERNAL REGISTER SCHEME BASED ON CRC-4 MULTIFRAME (METHOD 3)	130	
24.	HDLC CONTROLLERS		141
24.1	1 BASIC OPERATION DETAILS		
24.2			
2	4.2.1 FIFO Control		
24.3			
	4.3.1 Receive		
	4.3.2 Transmit		
	4.3.3 FIFO Information		
	4.3.4 Receive Packet Bytes Available		
	4.3.5 HDLC FIFOS		
	4 RECEIVE HDLC CODE EXAMPLE		
24.			

24	4.5.1	Receive Section	155	
24	4.5.2	Transmit Section	157	
		C-96 OPERATION		
25.	LINE IN	TERFACE UNIT (LIU)		158
25.1	LIU OI	PERATION	159	
25.2	LIU R	ECEIVER		
	5.2.1	Receive Level Indicator		
25	5.2.2	Receive G.703 Section 10 Synchronization Signal		
	5.2.3	Monitor Mode		
		RANSMITTER		
	5.3.1	Transmit Short-Circuit Detector/Limiter		
	5.3.2	Transmit Open-Circuit Detector		
	5.3.3	Transmit BPV Error Insertion		
	5.3.4	Transmit G.703 Section 10 Synchronization Signal (E1 Mode)		
25.4		PRESCALER		
25.5		ATTENUATOR		
25.6		CODE MARK INVERSION) OPTION		
25.7		ONTROL REGISTERS		
25.8				
25.9		ONENT SPECIFICATIONS AMMABLE IN-BAND LOOP CODE GENERATION AND DETECTION	175	470
26.				
27.		UNCTION		186
27.1		REGISTER DESCRIPTION		
27.2		REPETITIVE PATTERN SET		
27.3		BIT COUNTER		
		ERROR COUNTER		
28.		AD ERROR INSERTION FUNCTION		195
28.1		ER OF ERROR REGISTERS		
	8.1.1	Number of Errors Left Register		
29.		EAVED PCM BUS OPERATION		199
29.1		IEL INTERLEAVE MODE		
		INTERLEAVE MODE		
30.		DED SYSTEM INFORMATION BUS (ESIB)		
31.	PROGR	AMMABLE BACKPLANE CLOCK SYNTHESIZER		208
32.	FRACTI	ONAL T1/E1 SUPPORT		209
33.	USER-P	ROGRAMMABLE OUTPUT PINS		210
34.		MIT FLOW DIAGRAMS		
35.		OUNDARY-SCAN ARCHITECTURE AND TEST-ACCESS PORT		
35.1		JCTION REGISTER		
35.2		REGISTERS		
35.3	-	DARY SCAN REGISTER		
35.4		S REGISTER		
35.5		FICATION REGISTER		
36.		ONAL TIMING DIAGRAMS.		228
36.1				
37.				251
38.		ING PARAMETERS AND DIAGRAMS		
				233
38.1		PLEXED BUS AC CHARACTERISTICS		
38.2		ULTIPLEXED BUS AC CHARACTERISTICS		
38.3				
38.4 39.	-	MIT AC CHARACTERISTICS		260
33.	FAUNA			209

LIST OF FIGURES

Figure 3-1. DS21458 Block Diagram	15
Figure 3-2. DS21455 Block Diagram	
Figure 4-1. DS21455 Framer/LIU Interim Signals	
Figure 4-2. DS21458 Framer/LIU Interim Signals	
Figure 5-1. DS21455 Pin Diagram, 27mm BGA	
Figure 5-2. DS21458 Pin Diagram, 17mm CSBGA	
Figure 8-1. Programming Sequence.	
Figure 9-1. Clock Map	
Figure 14-1. Normal Signal Flow Diagram	
Figure 17-1. Simplified Diagram of Receive Signaling Path	
Figure 17-2.Simplified Diagram of Transmit Signaling Path	
Figure 21-1. CRC-4 Recalculate Method	
Figure 25-1. Basic Balanced Network Connections	
Figure 25-2. Basic Unbalanced Network Connections	
Figure 25-3. Typical Monitor Application	
Figure 25-4. CMI Coding	
Figure 25-5. Software-Selected Termination, Metallic Protection	
Figure 25-6. Software-Selected Termination, Longitudinal Protection	
Figure 25-7. E1 Transmit Pulse Template	
Figure 25-8. T1 Transmit Pulse Template	
Figure 25-9. Jitter Tolerance	
Figure 25-10. Jitter Attenuation (T1 Mode)	177
Figure 25-11. Jitter Attenuation (E1 Mode)	178
Figure 29-1. IBO Example	201
Figure 30-1. DS21455 ESIB Group	203
Figure 30-2. DS21458 ESIB Group	204
Figure 34-1. T1 Transmit Data Flow	
Figure 34-2. T1 Transmit Data Flow (continued)	
Figure 34-3. E1 Transmit Data Flow.	
Figure 34-4. E1 Transmit Data Flow (continued)	
Figure 34-5. E1 Transmit Data Flow (continued)	215
Figure 35-1. JTAG Functional Block Diagram	
Figure 35-2. TAP Controller State Diagram.	
Figure 36-1. Receive Side D4 Timing.	
Figure 36-2. Receive Side ESF Timing	
Figure 36-3. Receive Side Boundary Timing (With Elastic Store Disabled)	
Figure 36-4. Receive Side 1.544MHz Boundary Timing (With Elastic Store Enabled)	
Figure 36-5. Receive Side 2.048MHz Boundary Timing (With Elastic Store Enabled)	
Figure 36-6. Transmit Side D4 Timing.	
Figure 36-7. Transmit Side ESF Timing	
Figure 36-8. Transmit Side Boundary Timing (With Elastic Store Disabled)	
Figure 36-9. Transmit Side 1.544MHz Boundary Timing (With Elastic Store Enabled)	
Figure 36-10. Transmit Side 2.048MHz Boundary Timing (With Elastic Store Enabled)	
Figure 36-11. Receive Side Timing	
Figure 36-12. Receive Side Boundary Timing (With Elastic Store Disabled)	
Figure 36-13. Receive Side Boundary Timing, RSYSCLK = 1.544MHz (With Elastic Store Enabled)	
Figure 36-14. Receive Side Boundary Timing, RSYSCLK = 2.048MHz (With Elastic Store Enabled)	
Figure 36-15. Receive IBO Channel Interleave Mode Timing	
Figure 36-16. Receive IBO Frame Interleave Mode Timing	
Figure 36-17. G.802 Timing, E1 Mode Only	
Figure 36-18. Transmit Side Timing	
Figure 36-19. Transmit Side Boundary Timing (With Elastic Store Disabled)	
Figure 36-20. Transmit Side Boundary Timing, TSYSCLK = 1.544MHz (With Elastic Store Enabled)	
Figure 36-21. Transmit Side Boundary Timing, TSYSCLK = 2.048MHz (With Elastic Store Enabled)	
Figure 36-22. Transmit IBO Channel Interleave Mode Timing	
Figure 36-23. Transmit IBO Frame Interleave Mode Timing	
Figure 38-1. Intel Bus Read Timing (BTS = 0 / MUX = 1)	254

Figure 38-2. Intel Bus Write Timing (BTS = 0 / MUX = 1)	
Figure 38-3. Motorola Bus Timing (BTS = 1 / MUX = 1).	
Figure 38-4. Intel Bus Read Timing (BTS = 0 / MUX = 0)	
Figure 38-5. Intel Bus Write Timing (BTS = 0 / MUX = 0)	
Figure 38-6. Motorola Bus Read Timing (BTS = 1 / MUX = 0)	
Figure 38-7. Motorola Bus Write Timing (BTS = 1 / MUX = 0)	
Figure 38-8. Receive Side Timing, Elastic Store Disabled (T1 Mode)	
Figure 38-9. Receive Side Timing, Elastic Store Disabled (E1 Mode)	
Figure 38-10. Receive Side Timing, Elastic Store Enabled (T1 Mode)	
Figure 38-11. Receive Side Timing, Elastic Store Enabled (E1 Mode)	
Figure 38-12. Receive Line Interface Timing	
Figure 38-13. Transmit Side Timing	
Figure 38-14. Transmit Side Timing, Elastic Store Enabled	
Figure 38-15. Transmit Line Interface Timing	

LIST OF TABLES

Table 5-1. DS21455 Pin Description	
Table 5-2. DS21458 Pin Description	
Table 6-1. Register Map Sorted By Address	41
Table 10-1. T1 Alarm Criteria	
Table 11-1. E1 Sync/Resync Criteria	65
Table 11-2. Auto E-Bit Conditions	
Table 11-3. E1 Alarm Criteria	70
Table 14-1. LIUC Control	82
Table 15-1. T1 Line Code Violation Counting Options	
Table 15-2. E1 Line Code Violation Counting Options	
Table 15-3. T1 Path Code Violation Counting Arrangements	
Table 15-4. T1 Frames Out of Sync Counting Arrangements	89
Table 17-1. Time Slot Numbering Schemes	
Table 18-1. Idle Code Array Address Mapping	
Table 20-1. Elastic Store Delay After Initialization	
Table 24-1. HDLC Controller Registers	
Table 25-1. TPD Control	
Table 25-2. E1 Mode With Automatic Gain Control Mode Enabled (TLBC.6 = 0)	
Table 25-3. E1 Mode With Automatic Gain Control Mode Disabled (TLBC.6 = 1)	
Table 25-4. T1 Mode With Automatic Gain Control Mode Enabled (TLBC.6 = 0)	
Table 25-5. T1 Mode With Automatic Gain Control Mode Disabled (TLBC.6 = 1)	
Table 25-6. Component List (Software-Selected Termination, Metallic Protection)	173
Table 25-7. Component List (Software-Selected Termination, Longitudinal Protection)	174
Table 25-8. Transformer Specifications	175
Table 28-1. Transmit Error Insertion Setup Sequence	195
Table 28-2. Error Insertion Examples	197
Table 35-1. Instruction Codes for IEEE 1149.1 Architecture	220
Table 35-2. ID Code Structure	221
Table 35-3. Device ID Codes	221
Table 35-4. Boundary Scan Control Bits	223

1. DESCRIPTION

The DS21455 and DS21458 are quad monolithic devices featuring independent transceivers that can be software configured for T1, E1, or J1 operation. Each is composed of a line interface unit (LIU), framer, HDLC controllers, and a TDM backplane interface, and is controlled via an 8-bit parallel port configured for Intel or Motorola bus operations. The DS21455* is a direct replacement for the older DS21Q55 quad MCM device. The DS21458, which comes in a smaller package (17mm CSBGA) and features an improved controller interface, is software compatible with the older DS21Q55.

The LIU is composed of a transmit interface, receive interface, and a jitter attenuator. The transmit interface is responsible for generating the necessary waveshapes for driving the network and providing the correct source impedance depending on the type of media used. T1 waveform generation includes DSX-1 line build-outs as well as CSU line build-outs of -7.5dB, -15dB, and -22.5dB. E1 waveform generation includes G.703 waveshapes for both 75 Ω coax and 120 Ω twisted cables. The receive interface provides network termination and recovers clock and data from the network. The receive sensitivity adjusts automatically to the incoming signal and can be programmed for 0dB to 43dB or 0dB to 12dB for E1 applications and 0dB to 15dB or 0dB to 36dB for T1 applications. The jitter attenuator removes phase jitter from the transmitted or received signal. The crystal-less jitter attenuator requires only a 2.048MHz MCLK for both E1 and T1 applications (with the option of using a 1.544MHz MCLK in T1 applications) and can be placed in either transmit or receive data paths. An additional feature of the LIU is a CMI coder/decoder for interfacing to optical networks.

On the transmit side, clock/data, and frame-sync signals are provided to the framer by the backplane interface section. The framer inserts the appropriate synchronization framing patterns and alarm information, calculates and inserts the CRC codes, and provides the B8ZS/HDB3 (zero code suppression) and AMI line coding. The receive-side framer decodes AMI, B8ZS, and HDB3 line coding, synchronizes to the data stream, reports alarm information, counts framing/coding/CRC errors, and provides clock/data and frame-sync signals to the backplane interface section.

Both the transmit and receive path have two HDLC controllers. The HDLC controllers transmit and receive data via the framer block. The HDLC controllers can be assigned to any time slot, group of time slots, portion of a time slot, or to FDL (T1) or Sa bits (E1). Each controller has 128-bit FIFOs, thus reducing the amount of processor overhead required to manage the flow of data. In addition, built-in support for reducing the processor time required handles SS7 applications.

The backplane interface provides a versatile method of sending and receiving data from the host system. Elastic stores provide a method for interfacing to asynchronous systems, converting from a T1/E1 network to a 2.048MHz, 4.096MHz, 8.192MHz, or N x 64kHz system backplane. The elastic stores also manage slip conditions (asynchronous interface). An interleave bus option (IBO) is provided to allow up to eight transceivers (two DS21455s/DS21458s) to share a high-speed backplane.

The parallel port provides access for control and configuration of all the DS21455/DS21458's features. The Extended System Information Bus (ESIB) function allows up to eight transceivers, two DS21455s or two DS21458s to be accessed via a single read for interrupt status or other user-selectable alarm status information. Diagnostic capabilities include loopbacks, PRBS pattern generation/detection, and 16-bit loop-up and loop-down code generation and detection.

* The JTAG function on the DS21455/DS21458 is a single controller for all four transceivers, unlike the DS21Q55, which has a JTAG controller-per-transceiver architecture.

1.1 Standards

- ANSI: T1.403-1995, T1.231-1993, T1.408
- AT&T: TR54016, TR62411
- ITU: G.703, G.704, G.706, G.736, G.775, G.823, G.932, I.431, O.151, O.161
- ETSI: ETS 300 011, ETS 300 166, ETS 300 233, CTR4, CTR12
- Japanese: JTG.703, JTI.431, JJ-20.11 (CMI coding only)

2. FEATURE HIGHLIGHTS

2.1 General

- DS21455: 27mm, 1.27 pitch BGA, compatible replacement for the DS21Q55
- DS21458: 17mm, 1.00 pitch CSBGA
- 3.3V supply with 5V tolerant inputs and outputs
- Evaluation kits
- IEEE 1149.1 JTAG-boundary scan
- Driver source code available from the factory

2.2 Line Interface

- Requires a single master clock (MCLK) for both E1 and T1 operation. Master clock can be 2.048MHz, 4.096MHz, 8.192MHz, or 16.384MHz. Option to use 1.544MHz, 3.088MHz, 6.276MHz, or 12.552MHz for T1-only operation
- Fully software configurable
- Short- and long-haul applications
- Automatic receive sensitivity adjustments
- Ranges include 0dB to -43dB or 0dB to -12dB for E1 applications; 0dB to -36dB or 0dB to -15dB for T1 applications
- Receive level indication in 2.5dB steps from -42.5dB to -2.5dB
- Internal receive termination option for 75Ω , 100Ω , and 120Ω lines
- Monitor application gain settings of 20dB, 26dB, and 32dB
- G.703 receive-synchronization signal-mode
- Flexible transmit-waveform generation
- T1 DSX-1 line build-outs
- T1 CSU line build-outs of -7.5dB, -15dB, and -22.5dB
- E1 waveforms include G.703 waveshapes for both 75Ω coax and 120Ω twisted cables
- AIS generation independent of loopbacks
- Alternating ones and zeros generation
- Square-wave output
- Open-drain output option
- NRZ format option
- Transmitter power-down
- Transmitter 50mA short-circuit limiter with exceeded indication of current limit
- Transmit open-circuit-detected indication
- Line interface function can be completely decoupled from the framer/formatter

2.3 Clock Synthesizer

- Output frequencies include 2.048MHz, 4.096MHz, 8.192MHz, and 16.384MHz
- Derived from recovered line clock or master clock

2.4 Jitter Attenuator

- 32-bit or 128-bit crystal-less jitter attenuator
- Requires only a 2.048MHz master clock for both E1 and T1 operation with the option to use 1.544MHz for T1 operation
- Can be placed in either the receive or transmit path or disabled
- Limit trip indication

2.5 Framer/Formatter

- Fully independent transmit and receive functionality
- Full receive- and transmit-path transparency
- T1 framing formats include D4, ESF, J1-D4, J1-ESF and SLC-96
- Japanese J1 support for CRC6 and yellow alarm
- E1 framing formats include FAS, CAS, and CRC-4
- Detailed alarm- and status-reporting with optional interrupt support
- Large path- and line-error counters for:
 - T1 BPV, CV, CRC6, and framing bit errors
 - E1 BPV, CV, CRC-4, E-bit, and frame alignment errors
 - Timed or manual update modes
- User-defined Idle Code Generation on a per-channel basis in both transmit and receive paths
- Digital milliwatt code generation on the receive path
- ANSI T1.403-1998 support
- G.965 V5.2 link detect
- RAI-CI detection and generation
- AIS-CI detection and generation
- Ability to monitor one DS0 channel in both the transmit and receive paths
- In-band repeating-pattern generators and detectors
 - Three independent generators and detectors
 - Patterns from 1 bit to 8 bits or 16 bits in length
- RCL, RLOS, RRA, and RAIS alarms interrupt on change of state
- Flexible signaling support
 - Software- or hardware-based
 - Interrupt generated on change of signaling data
 - Receive-signaling freeze on loss of sync, carrier loss, or frame slip
- Hardware pins to indicate carrier loss and signaling freeze
- Automatic RAI generation to ETS 300 011 specifications
- Expanded access to Sa and Si bits
- Option to extend carrier-loss criteria to a 1ms period as per ETS 300 233

2.6 System Interface

- Dual two-frame, independent receive and transmit elastic stores
 - Independent control and clocking
 - Controlled-slip capability with status
 - Minimum-delay mode supported
- Supports T1 to E1 conversion
- Ability to pass the T1 F-bit position through the elastic stores in the 2.048MHz backplane mode
- Programmable output clocks for fractional T1, E1, H0, and H12 applications
- Interleaving PCM bus operation with rates of 4.096MHz, 8.192MHz, and 16.384MHz
- Hardware-signaling capability
 - Receive-signaling reinsertion to a backplane, multiframe sync
 - Availability of signaling in a separate PCM data stream
 - Signaling freezing
- Access to the data streams in between the framer/formatter and the elastic stores (DS21455)
- User-selectable synthesized clock output

2.7 HDLC Controllers

- Two independent HDLC controllers
- Fast load and unload features for FIFOs
- SS7 support for FISU transmit and receive
- Independent 128-byte Rx and Tx buffers with interrupt support
- Access FDL, Sa, or single/multiple DS0 channels
- DS0 access includes Nx64 or Nx56
- Compatible with polled or interrupt-driven environments
- Bit Oriented Code (BOC) support

2.8 Test and Diagnostics

- Programmable Bit Error Rate Testing (BERT)
- Pseudorandom patterns including QRSS
- User-defined repetitive patterns
- Daly pattern
- Error insertion for single bit or continuous
- Insertion options include continuous and absolute number with selectable insertion rates
- Total-bit and errored-bit counters
- Payload Error Insertion
- Errors can be inserted over the entire frame or selected channels
- F-bit corruption for line testing
- Loopbacks (remote, local, analog, and per-channel payload loopback)

2.9 Extended System Information Bus

• Host can read interrupt and alarm status on up to eight ports (two devices) with a single-bus read

2.10 Control Port

- 8-bit parallel control port
- Multiplexed or nonmultiplexed buses
- Intel or Motorola formats
- Supports polled or interrupt-driven environments
- Software access to device ID and silicon revision
- Software-reset supported with automatic clear on power-up
- Hardware reset pin

Note: This data sheet assumes a particular nomenclature of the T1 and E1 operating environment. In each 125μ s T1 frame, there are 24 8-bit channels plus a framing bit. It is assumed that the framing bit is sent first followed by channel 1. For T1 and E1 each channel is made up of 8 bits, which are numbered 1 to 8. Bit 1, the MSB, is transmitted first. Bit 8, the LSB, is transmitted last. The term "locked" is used to refer to two clock signals that are phase- or frequency-locked or derived from a common clock (i.e., a 1.544MHz clock can be locked to a 2.048MHz clock if they share the same 8kHz component).

3. BLOCK DIAGRAM

Figure 3-1 shows a simplified block diagram highlighting the major components of the DS21458 and DS21455.




Figure 3-1. DS21458 Block Diagram




Figure 3-2. DS21455 Block Diagram

4. DS21455/DS21458 DELTA

This section describes the differences between the DS21455 and DS21458.

4.1 Package

DS21455: 27mm, 256-pin, 1.27 ball pitch, BGA (This package has the same footprint and pinout as the DS21Q55.)

DS21458: 17mm, 256-pin, 1.00 ball pitch, CSBGA

4.2 Controller Interface

DS21455: The CPU interface has 8 address lines with independent chip selects (4) per transceiver.

DS21458: The CPU interface has 10 address lines with a single chip select. The upper address lines, A8 and A9, act as coded transceiver selects.

4.3 ESIB Function

The ESIB function provides a fast method of determining interrupt and alarm status when multiple ports (up to 8) are being controlled by a single processor.

DS21455: The three ESIB signals are brought out for each transceiver. The user must externally configure the ESIB group.

DS21458: The ESIB signals are internally bused and only a single set of signals are brought out to enable the connection of another DS21458 into an 8-port ESIB.

4.4 Framer/LIU Interim Signals

Access to the clock and bipolar data signals between the framer and LIU function may be used for specialized applications. An internal MUX connects the framer and LIU if these signals are unused. The MUX is controlled via the LIUC/TPD pin and LIUC bit in the LBCR register. The unused inputs must be connected to ground.

DS21455: The user has access to all clock and data signals between the framer and LIU on all transceivers as shown in Figure 4-1.

DS21458: The user has limited access to clock and data signals between the framer and LIU on all transceivers as shown in <u>Figure 4-2</u>.




Figure 4-1. DS21455 Framer/LIU Interim Signals




Figure 4-2. DS21458 Framer/LIU Interim Signals

5. PIN FUNCTION DESCRIPTION

5.1 Transmit Side Pins

Signal Name:	TCLK
Signal Description:	Transmit Clock
Signal Type:	Input
A 1.544 MHz or a 2.048M	Hz primary clock. Used to clock data through the transmit-side formatter.

Signal Name:TSERSignal Description:Transmit Serial DataSignal Type:Input

Transmit NRZ serial data. Sampled on the falling edge of TCLK when the transmit-side elastic store is disabled. Sampled on the falling edge of TSYSCLK when the transmit-side elastic store is enabled.

Signal Name:	TCHCLK
Signal Description:	Transmit Channel Clock
Signal Type:	Output
A 1001-11- (T1) or 2561-1	$J_{\mathbf{Z}}(\mathbf{E}1)$ alook that pulses high a

A 192kHz (T1) or 256kHz (E1) clock that pulses high during the LSB of each channel. Can also be programmed to output a gated transmit-bit clock for fractional T1/E1 applications. Synchronous with TCLK when the transmit-side elastic store is disabled. Synchronous with TSYSCLK when the transmit-side elastic store is enabled. Useful for parallel-to-serial conversion of channel data.

Signal Name:		TCHBLK
Signal Descripti	on:	Transmit Channel Block
Signal Type:		Output

A user-programmable output that can be forced high or low during any of the channels. Synchronous with TCLK when the transmit-side elastic store is disabled. Synchronous with TSYSCLK when the transmit-side elastic store is enabled. Useful for locating individual channels in drop-and-insert applications, for external per-channel loopback, and for per-channel conditioning.

Signal Name:	TSYSCLK
Signal Description:	Transmit System Clock
Signal Type:	Input
1.544MHz, 2.048MHz, 4.09	96MHz, 8.192MHz, or 16.384MHz clock. Only used when the transmit-side elastic-store functio

1.544MHz, 2.048MHz, 4.096MHz, 8.192MHz, or 16.384MHz clock. Only used when the transmit-side elastic-store function is enabled. Should be tied low in applications that do not use the transmit-side elastic store. See the *Interleaved PCM Bus Operation* section for details on 4.096MHz, 8.192MHz, and 16.384MHz operation using the IBO.

Signal Name:TLCLKSignal Description:Transmit Link ClockSignal Type:OutputDemand clock for the transmit link data [TLINK] input.T1 Mode: A 4kHz or 2kHz (ZBTSI) clock.E1 Mode: A 4kHz to 20kHz clock.

Signal Name:TLINKSignal Description:Transmit Link DataSignal Type:InputIf enabled this pin will be sampled on the falling edition

If enabled, this pin will be sampled on the falling edge of TCLK for data insertion into either the FDL stream (ESF) or the Fsbit position (D4) or the Z-bit position (ZBTSI) or any combination of the Sa bit positions (E1).

Signal Name:	TSYNC
Signal Description:	Transmit Sync
Signal Type:	Input/Output
A	1. 1 1

elastic store is enabled.

A pulse at this pin will establish either frame or multiframe boundaries for the transmit side. Can be programmed to output either a frame or multiframe pulse. If this pin is set to output pulses at frame boundaries, it can also be set via IOCR1.3 to output double-wide pulses at signaling frames in T1 mode.

Signal Name:	TSSYNC
Signal Description:	Transmit System Sync
Signal Type:	Input
Only used when the transm	nit-side elastic store is enabled. A pu

Only used when the transmit-side elastic store is enabled. A pulse at this pin will establish either frame or multiframe boundaries for the transmit side. Should be tied low in applications that do not use the transmit-side elastic store.

 Signal Name:
 TSIG

 Signal Description:
 Transmit Signaling Input

 Signal Type:
 Input

 When enabled, this input will sample signaling bits for insertion into outgoing PCM data stream. Sampled on the falling edge of TCLK when the transmit-side elastic store is disabled. Sampled on the falling edge of TSYSCLK when the transmit-side

Signal Name:**TPOSO**Signal Description:**Transmit Positive-Data Output**Signal Type:**Output**Updated on the rising edge of TCLKO with the bipolar data out of the transmit-side formatter. Can be programmed to sourceNRZ data via the output-data format (IOCR1.0)-control bit. This pin is normally tied to TPOSI.

Signal Name:TNEGOSignal Description:Transmit Negative-Data OutputSignal Type:OutputUpdated on the rising edge of TCLKO with the bipolar data out of the transmit-side formatter. This pin is normally tied to
TNEGI.

 Signal Name:
 TCLKO

 Signal Description:
 Transmit Clock Output

 Signal Type:
 Output

 Buffered clock that is used to clock data through the transmit-side formatter (either TCLK or RCLKI). This pin is normally tied to TCLKI.

Signal Name:	TPOSI (DS21455 Only)
Signal Description:	Transmit Positive-Data Input
Signal Type:	Input

Sampled on the falling edge of TCLKI for data to be transmitted out onto the T1 line. Can be internally connected to TPOSO by tying the LIUC/TPD pin high. See the LIUC/TPD pin description for a full explanation of this function. TPOSI and TNEGI can be tied together in NRZ applications.

 Signal Name:
 TNEGI (DS21455 Only)

 Signal Description:
 Transmit Negative-Data Input

 Signal Type:
 Input

 Sampled on the falling edge of TCLKI for data to be transmitted out onto the T1 line. Can be internally connected to TNEGO by tying the LIUC/TPD pin high.
 See the LIUC/TPD pin description for a full explanation of the LIUC/TPD function. TPOSI and TNEGI can be tied together in NRZ applications.

 Signal Name:
 TCLKI (DS21455 Only)

 Signal Description:
 Transmit Clock Input

 Signal Type:
 Input

 Line interface transmit clock. Can be internally connected to TCLKO by tying the LIUC/TPD pin high. See the LIUC/TPD pin high. See the LIUC/TPD pin description for a full explanation of the LIUC/TPD function.

5.2 Receive Side Pins

Signal Name:RLINKSignal Description:Receive Link DataSignal Type:OutputT1 Mode: Updated with either FDL data (ESF) or Fs bits (D4) or Z bits (ZBTSI) one RCLK before the start of a frame.E1 Mode: Updated with the full E1 data stream on the rising edge of RCLK.

Signal Name:RLCLKSignal Description:Receive Link ClockSignal Type:OutputT1 Mode: A 4kHz or 2kHz (ZBTSI) clock for the RLINK output.E1 Mode: A 4kHz to 20kHz clock.

Signal Name:RCLKSignal Description:Receive ClockSignal Type:Output1.544MHz (T1) or 2.048MHz (E1) clock that is used to clock data through the receive-side framer.

A 192kHz (T1) or 256kHz (E1) clock that pulses high during the LSB of each channel can also be programmed to output a gated receive-bit clock for fractional T1/E1 applications. Synchronous with RCLK when the receive-side elastic store is disabled. Synchronous with RSYSCLK when the receive-side elastic store is enabled. Useful for parallel-to-serial conversion of channel data.

Signal Name:		RCHBLK
Signal Descript	tion:	Receive Channel Block
Signal Type:		Output
•	1 1	

A user-programmable output that can be forced high or low during any of the 24 T1 or 32 E1 channels. Synchronous with RCLK when the receive-side elastic store is disabled. Synchronous with RSYSCLK when the receive-side elastic store is enabled. Also useful for locating individual channels in drop-and-insert applications, for external per-channel loopback, and for per-channel conditioning. See the *Channel Blocking Registers* section.

 Signal Name:
 RSER

 Signal Description:
 Receive Serial Data

 Signal Type:
 Output

 Received NRZ serial data.
 Updated on rising edges of RCLK when the receive-side elastic store is disabled. Updated on the rising edges of RSYSCLK when the receive-side elastic store is enabled.

Signal Name:	RSYNC
Signal Description:	Receive Sync
Signal Type:	Input/Output
A 4 4 1 1	DOLY '1 '

An extracted pulse, one RCLK wide, is output at this pin which identifies either frame (IOCR1.5 = 0) or multiframe (IOCR1.5 = 1) boundaries. If set to output-frame boundaries then via IOCR1.6, RSYNC can also be set to output double-wide pulses on signaling frames in T1 mode. If the receive-side elastic store is enabled, then this pin can be enabled to be an input via IOCR1.4 at which a frame or multiframe boundary pulse is applied.

Signal Name:	RFSYNC	
Signal Description:	Receive Frame Sync	
Signal Type:	Output	
An extracted 8kHz pulse, one RCLK wide, is output at this pin, which identifies frame boundaries.		

 Signal Name:
 RMSYNC

 Signal Description:
 Receive Multiframe Sync

 Signal Type:
 Output

 An extracted pulse, one RCLK wide (elastic store disabled) or one RSYSCLK wide (elastic store enabled), is output at this pin, which identifies multiframe boundaries.

Signal Name:	RDATA
Signal Description:	Receive Data
Signal Type:	Output
Updated on the rising edge	of RCLK with the data out of the receive-side framer.

Signal Name:	RSYSCLK
Signal Description:	Receive System Clock
Signal Type:	Input

1.544MHz, 2.048MHz, 4.096MHz, or 8.192MHz clock. Only used when the receive-side elastic-store function is enabled. Should be tied low in applications that do not use the receive-side elastic store. See the *Interleaved PCM Bus Operation* section for details on 4.096MHz and 8.192MHz operation using the IBO.

Signal Name:	RSIG	
Signal Description:	Receive Signaling Output	
Signal Type:	Output	
Outputs signaling bits in a PCM format. Updated on rising edges of RCLK when the receive-side elastic store is disabled.		
Updated on the rising edges	s of RSYSCLK when the receive-side elastic store is enabled.	

Signal Name:	RLOS/LOTC
Signal Description:	Receive Loss of Sync/Loss of Transmit Clock
Signal Type:	Output
A dual-function output th	at is controlled by the CCR1 0 control bit. This pin ca

A dual-function output that is controlled by the CCR1.0 control bit. This pin can be programmed to either toggle high when the synchronizer is searching for the frame and multiframe or to toggle high if the TCLK pin has not been toggled for 5µs.

Signal Name:	RSIGF
Signal Description:	Receive Signaling Freeze
Signal Type:	Output
Set high when the signaling d	lata is frozen via either automatic or manual intervention. Used to alert downstream equipment of
the condition.	

 Signal Name:
 BPCLK

 Signal Description:
 Backplane Clock

 Signal Type:
 Output

 A user-selectable synthesized clock output that is referenced to the clock that is output at the RCLK pin.

Signal Name:RPOSOSignal Description:Receive Positive-Data OutputSignal Type:OutputUpdated on the rising edge of RCLKO with bipolar data out of the line interface. This pin is normally tied to RPOSI.

Signal Name:RNEGOSignal Description:Receive Negative-Data OutputSignal Type:OutputUpdated on the rising edge of RCLKO with the bipolar data out of the line interface. This pin is normally tied to RNEGI.

Signal Name:	RCLKO
Signal Description:	Receive Clock Output
Signal Type:	Output
Buffered recovered clock free	om the network. This pin is normally tied to RCLKI.

Signal Name:	RPOSI (DS21455 Only)
Signal Description:	Receive Positive Data Input
Signal Type:	Input
Sampled on the falling edge	of RCLKI for data to be clocked through the receive-side framer. RPOSI and RNEGI can be tied
together for a NRZ interface	. Can be internally connected to RPOSO by tying the LIUC/TPD pin high. See the LIUC/TPD pin
description for a full explana	tion of the LIUC/TPD function.

 Signal Name:
 RNEGI (DS21455 Only)

 Signal Description:
 Receive Negative Data Input

 Signal Type:
 Input

 Sampled on the falling edge of RCLKI for data to be clocked through the receive-side framer. RPOSI and RNEGI can be tied together for a NRZ interface. Can be internally connected to RNEGO by tying the LIUC/TPD pin high. See the LIUC/TPD pin description for a full explanation of the LIUC/TPD function.

 Signal Name:
 RCLKI (DS21455 Only)

 Signal Description:
 Receive Clock Input

 Signal Type:
 Input

 Clock used to clock data through the receive-side framer. This pin is normally tied to RCLKO. Can be internally connected to RCLKO by tying the LIUC/TPD pin high. See the LIUC/TPD pin description for a full explanation of the LIUC/TPD function.

5.3 Parallel Control Port Pins

Signal Name:	INT	
Signal Description:	Interrupt	
Signal Type:	Output	
Flags host controller during events, alarms, and conditions defined in the status registers. Active-low open-drain output.		

Signal Name:	TSTRST
Signal Description:	Tri-State Control and Device Reset
Signal Type:	Input

A dual-function pin. A zero-to-one transition issues a hardware reset to the DS21455/DS21458 register set. A reset clears all configuration registers. Configuration register contents are set to zero. Leaving TSTRST high will tri-state all output and I/O pins (including the parallel control port). Set low for normal operation. Useful in board-level testing.

Signal Name:MUXSignal Description:Bus OperationSignal Type:InputSet low to select nonmultiplexed bus operation. Set high to select multiplexed bus operation.

 Signal Name:
 AD0 to AD7

 Signal Description:
 Data Bus [D0 to D7] or Address/Data Bus

 Signal Type:
 Input/Output

 In nonmultiplexed bus operation (MUX = 0), it serves as the data bus. In multiplexed bus operation (MUX = 1), it serves as an 8-bit, multiplexed address/data bus.

 Signal Name:
 A0 to A6

 Signal Description:
 Address Bus

 Signal Type:
 Input

 In nonmultiplexed bus operation (MUX = 0), it serves as the address bus. In multiplexed bus operation (MUX = 1), these pins are not used and should be tied low.

Signal Name:	A8 and A9 (DS21458 Only)	
Signal Description:	Address Bus	
Signal Type:	Input	
Upper address pins for nonmultiplexed (MUX = 0), and multiplexed (MUX = 1) bus operation.		

Signal Name:BTSSignal Description:Bus Type SelectSignal Type:InputStrap high to select Motorola bus timing; strap low to select Intel bus timing. This pin controls the function of the \overline{RD} (\overline{DS}),ALE (AS), and \overline{WR} (R/\overline{W}) pins. If BTS = 1, then these pins assume the function listed in parentheses ().

Signal Name: \overline{RD} (\overline{DS})Signal Description:Read Input-Data StrobeSignal Type:Input \overline{RD} and \overline{DS} are active-low signals. DS active HIGH when MUX = 0. See the bus timing diagrams.

Signal Name:	CS1 (DS21455 Only)	
Signal Description:	Chip Select for Transceiver 1	
Signal Type:	Input	
Must be low to read or write to Transceiver 1 of the device. $\overline{CS1}$ is an active-low signal.		

Signal Name:CS2 (DS21455 Only)Signal Description:Chip Select for Transceiver 2Signal Type:InputMust be low to read or write to Transceiver 2 of the device. CS2 is an active-low signal.

Signal Name:	CS3 (DS21455 Only)	
Signal Description:	Chip Select for Transceiver 3	
Signal Type:	Input	
Must be low to read or write to Transceiver 3 of the device. $\overline{CS3}$ is an active-low signal.		

Signal Name:	CS4 (DS21455 Only)
Signal Description:	Chip Select for Transceiver 4
Signal Type:	Input
Must be low to read or write	to Transceiver 4 of the device. $\overline{CS4}$ is an active-low signal.

Signal Name: \overline{CS} (DS21458 Only)Signal Description:Chip SelectSignal Type:InputMust be low to read or write to the device. \overline{CS} is an active-low signal.

 Signal Name:
 ALE (AS)/A7

 Signal Description:
 Address Latch Enable (Address Strobe) or A7

 Signal Type:
 Input

 In nonmultiplexed bus operation (MUX = 0), it serves as the upper address bit. In multiplexed bus operation (MUX = 1), it serves to demultiplex the bus on a positive-going edge.

Signal Name:WR (R/W)Signal Description:Write Input (Read/Write)Signal Type:InputWR is an active-low signal.

5.4 Extended System Information Bus

 Signal Name:
 ESIBS0

 Signal Description:
 Extended System Information Bus Select 0

 Signal Type:
 Input/Output

 Used to group two DS21455/DS21458s into a bus-sharing mode for alarm and status reporting. See the Extended System Information Bus (ESIB) section for more details.

 Signal Name:
 ESIBS1

 Signal Description:
 Extended System Information Bus Select 1

 Signal Type:
 Input/Output

 Used to group two DS21455/DS21458s into a bus-sharing mode for alarm and status reporting. See the Extended System Information Bus (ESIB) section for more details.

 Signal Name:
 ESIBRD

 Signal Description:
 Extended System Information Bus Read

 Signal Type:
 Input/Output

 Used to group two DS21455/DS21458s into a bus-sharing mode for alarm and status reporting. See the Extended System Information Bus (ESIB) section for more details.

5.5 JTAG Test Access Port Pins

Signal Name:JTRSTSignal Description:IEEE 1149.1 Test ResetSignal Type:Input

JTRST is used to asynchronously reset the test access port controller. After power-up, JTRST must be toggled from low to high. This action will set the device into the JTAG DEVICE ID mode. Normal device operation is restored by pulling JTRST low. JTRST is pulled HIGH internally via a $10k\Omega$ resistor operation.

Signal Name:JTMSSignal Description:IEEE 1149.1 Test Mode SelectSignal Type:Input

This pin is sampled on the rising edge of JTCLK and is used to place the test-access port into the various defined IEEE 1149.1 states. This pin has a $10k\Omega$ pullup resistor.

Signal Name:	JTCLK	
Signal Description:	IEEE 1149.1 Test Clock Signal	
Signal Type:	Input	
This signal is used to shift data into JTDI on the rising edge and out of JTDO on the falling edge.		

Signal Name:JTDISignal Description:IEEE 1149.1 Test Data InputSignal Type:InputTest instructions and data are clocked into this pin on the rising edge of JTCLK. This pin has a 10kΩ pullup resistor.

 Signal Name:
 JTDO

 Signal Description:
 IEEE 1149.1 Test Data Output

 Signal Type:
 Output

 Test instructions and data are clocked out of this pin on the falling edge of JTCLK. If not used, this pin should be left unconnected.

5.6 Line Interface Pins

 Signal Name:
 MCLK1

 Signal Description:
 Master Clock Input for Transceivers 1 and 2

 Signal Type:
 Input

 A (50ppm) clock source. This clock is used internally for both clock/data recovery and for the jitter attenuator for both T1 and E1 modes. The clock rate can be 16.384MHz, 8.192MHz, 4.096MHz, or 2.048MHz. When using the DS21455/DS21458 in T1-only operation a 1.544MHz (50ppm) clock source can be used. MCLK1 and MCLK2 can be driven from a common clock.

 Signal Name:
 MCLK2

 Signal Description:
 Master Clock Input for Transceivers 3 and 4

 Signal Type:
 Input

 A (50ppm) clock source. This clock is used internally for both clock/data recovery and for the jitter attenuator for both T1 and E1 modes. The clock rate can be 16.384MHz, 8.192MHz, 4.096MHz, or 2.048MHz. When using the DS21455/DS21458 in T1-only operation a 1.544MHz (50ppm) clock source can be used. MCLK1 and MCLK2 can be driven from a common clock.

Signal Name:	LIUC/TPD (DS21455), TPD (DS21458)
Signal Description:	Line Interface Unit Connect/Transmit Power-Down
Signal Type:	Input
This is a dual function pin d	epending on the state of the LTS bit in the LBCR register (LBCR.7).

LTS = 0: In this mode the LIUC/TPD pin, along with the LIUC bit of the LBCR register controls the connection between the framer and the LIU. <u>This function is only available on the DS21455</u>. See the LIUC bit description in Section <u>14</u> and <u>Table 14-1</u>.

LTS = 1: In this mode the LIUC/TPD pin along with the TPD bit in the LIC1 register (LIC1.0) controls the state of the Transmit Power-Down function. See the TPD bit description in Section 25 and Table 25-1.

Signal Name:	RTIP and RRING	
Signal Description:	Receive Tip and Ring	
Signal Type:	Input	
Analog inputs for clock recovery circuitry. These pins connect via a 1:1 transformer to the network. See Section 25 for details.		

Signal Name:	TTIP and TRING
Signal Description:	Transmit Tip and Ring
Signal Type:	Output
Analog line-driver outputs. T	These pins connect via a 1:2 step-up transformer to the network. See Section 25 for details.

5.7 Supply Pins

Signal Name:DVDDSignal Description:Digital Positive SupplySignal Type:Supply3.3V ±5%. Should be tied to the RVDD and TVDD pins.

Signal Name:RVDDSignal Description:Receive Analog Positive SupplySignal Type:Supply3.3V ±5%. Should be tied to the DVDD and TVDD pins.

Signal Name:TVDDSignal Description:Transmit Analog Positive SupplySignal Type:Supply3.3V ±5% Should be tied to the RVDD and DVDD pins.

Signal Name:DVSSSignal Description:Digital Signal GroundSignal Type:SupplyShould be tied to the RVSS and TVSS pins.

Signal Name:RVSSSignal Description:Receive Analog Signal GroundSignal Type:Supply0.0V. Should be tied to DVSS and TVSS.

Signal Name:TVSSSignal Description:Transmit Analog Signal GroundSignal Type:Supply0.0V. Should be tied to DVSS and RVSS.

5.8 Pin Descriptions

PIN	NAME	ТҮРЕ	FUNCTION
U3	A0	Ι	Address Bus Bit 0 (Lsb)
L17	A1	Ι	Address Bus Bit 1
V2	A2	Ι	Address Bus Bit 2
T4	A3	Ι	Address Bus Bit 3
V8	A4	Ι	Address Bus Bit 4
H4	A5	Ι	Address Bus Bit 5
U8	A6	Ι	Address Bus Bit 6
P4	A7/ALE (AS)	Ι	Address Bus Bit 7 (Msb)/Address Latch Enable
M1	BPCLK1	0	Backplane Clock, Transceiver 1
H17	BPCLK2	0	Backplane Clock, Transceiver 2
F4	BPCLK3	0	Backplane Clock, Transceiver 3
V13	BPCLK4	0	Backplane Clock, Transceiver 4
P2	BTS	Ι	Bus Type Select ($0 = Intel/1 = Motorola$)
P3	$\overline{\text{CS1}}$	Ι	Active-Low Chip Select for Transceiver 1
A14	$\overline{\text{CS2}}$	Ι	Active-Low Chip Select for Transceiver 2
B5	$\overline{\text{CS3}}$	Ι	Active-Low Chip Select for Transceiver 3
K17	$\overline{CS4}$	Ι	Active-Low Chip Select for Transceiver 4
U11	D0/AD0	I/O	Data Bus Bit 0/Address/Data Bus Bit 0 (Lsb)
J19	D1/AD1	I/O	Data Bus Bit 1/Address/Data Bus Bit 1
W15	D2/AD2	I/O	Data Bus Bit 2/Address/Data Bus Bit 2
U7	D3/AD3	I/O	Data Bus Bit 3/Address/Data Bus Bit 3
U9	D4/AD4	I/O	Data Bus Bit 4/Address/Data Bus Bit 4
U5	D5/AD5	I/O	Data Bus Bit 5/Address/Data Bus Bit 5
V4	D6/AD6	I/O	Data Bus Bit 6/Address/Data Bus Bit 6
U4	D7/AD7	I/O	Data Bus Bit 7/Address/Data Bus Bit 7 (Msb)
J3	DVDD		Digital Positive Supply
N4	DVDD		Digital Positive Supply
U2	DVDD		Digital Positive Supply
V5	DVDD		Digital Positive Supply
B12	DVDD		Digital Positive Supply
C12	DVDD		Digital Positive Supply
C16	DVDD		Digital Positive Supply
D18	DVDD		Digital Positive Supply
A9	DVDD	<u> </u>	Digital Positive Supply
B3	DVDD		Digital Positive Supply
B6	DVDD		Digital Positive Supply
C4	DVDD		Digital Positive Supply
G20	DVDD		Digital Positive Supply
M17	DVDD		Digital Positive Supply
M20	DVDD		Digital Positive Supply
P18	DVDD	—	Digital Positive Supply
Н3	DVSS		Digital Signal Ground
U6	DVSS	—	Digital Signal Ground
W8	DVSS		Digital Signal Ground
A17	DVSS		Digital Signal Ground
A20	DVSS	—	Digital Signal Ground
B11	DVSS		Digital Signal Ground
A5	DVSS		Digital Signal Ground

Table 5-1. DS21455 Pin Description

PIN	NAME	TYPE	FUNCTION	
B7	DVSS		Digital Signal Ground	
B9	DVSS		Digital Signal Ground	
H20	DVSS	_	Digital Signal Ground	
L20	DVSS		Digital Signal Ground	
N17	DVSS		Digital Signal Ground	
J4	ESIBRD1	I/O	Extended System Information Bus Read for Transceiver 1	
C13	ESIBRD2	I/O	Extended System Information Bus Read for Transceiver 2	
C3	ESIBRD3	I/O	Extended System Information Bus Read for Transceiver 3	
U13	ESIBRD4	I/O	Extended System Information Bus Read for Transceiver 4	
W6	ESIBS0 1	I/O	Extended System Information Bus 0 for Transceiver 1	
F18	ESIBS0 2	I/O	Extended System Information Bus 0 for Transceiver 2	
D7	ESIBS0 3	I/O	Extended System Information Bus 0 for Transceiver 3	
T20	ESIBS0 4	I/O	Extended System Information Bus 0 for Transceiver 4	
V9	ESIBS1 1	I/O	Extended System Information Bus 1 for Transceiver 1	
B17	ESIBS1 2	I/O	Extended System Information Bus 1 for Transceiver 2	
A6	ESIBS1 3	I/O	Extended System Information Bus 1 for Transceiver 3	
J20	ESIBS1 4	I/O	Extended System Information Bus 1 for Transceiver 4	
U1	ĪNT	0	Active-Low Interrupt for All Four Transceivers	
Y15	JTCLK	I	JTAG Clock	
N1	JTDI	I	JTAG Data Input	
V19	JTDO	0	JTAG Data Output	
W13	JTMS	I	JTAG Test Mode Select	
V18	JTRST	I	Jtag Reset	
K2	LIUC/TPD	I	Line Interface Connect for All Four Transceivers or Transmit Power-Down Enable	
T1	MCLK1	I	Master Clock for Transceiver 1 and Transceiver 3	
W20	MCLK2	I	Master Clock for Transceiver 2 and Transceiver 4	
U10	MUX	Ι	Mux Bus Select	
M2	RCHBLK1	0	Receive Channel Block for Transceiver 1	
G17	RCHBLK2	0	Receive Channel Block for Transceiver 2	
G4	RCHBLK3	0	Receive Channel Block for Transceiver 3	
Y12	RCHBLK4	0	Receive Channel Block for Transceiver 4	
J1	RCHCLK1	0	Receive Channel Clock for Transceiver 1	
D14	RCHCLK2	0	Receive Channel Clock for Transceiver 2	
F3	RCHCLK3	0	Receive Channel Clock for Transceiver 3	
U14	RCHCLK4	0	Receive Channel Clock for Transceiver 4	
N3	RCLK1	0	Receive Clock Output from the Framer on Transceiver 1	
B13	RCLK2	0	Receive Clock Output from the Framer on Transceiver 2	
E3	RCLK3	0	Receive Clock Output from the Framer on Transceiver 3	
M18	RCLK4	0	Receive Clock Output from the Framer on Transceiver 4	
M4	RCLKI1	Ι	Receive Clock Input for the LIU on Transceiver 1	
A15	RCLKI2	Ι	Receive Clock Input for the LIU on Transceiver 2	
A4	RCLKI3	Ι	Receive Clock Input for the LIU on Transceiver 3	
R17	RCLKI4	Ι	Receive Clock Input for the LIU on Transceiver 4	
M3	RCLKO1	0	Receive Clock Output from the LIU on Transceiver 1	
C14	RCLKO2	0	Receive Clock Output from the LIU on Transceiver 2	
B4	RCLKO3	0	Receive Clock Output from the LIU on Transceiver 3	
T17	RCLKO4	0	Receive Clock Output from the LIU On Transceiver 4	
N2	$\overline{\text{RD}}$ ($\overline{\text{DS}}$)	Ι	Active-Low Read Input (Data Strobe)	
K4	RFSYNC1	0	Receive Frame Sync (Before the Receive Elastic Store) for Transceiver 1	
D17	RFSYNC2	0	Receive Frame Sync (Before the Receive Elastic Store) for Transceiver 2	
A2	RFSYNC3	0	Receive Frame Sync (Before the Receive Elastic Store) for Transceiver 3	
V14	RFSYNC4	0	Receive Frame Sync (Before the Receive Elastic Store) for Transceiver 4	
F1	RLCLK1	0	Receive Link Clock for Transceiver 1	

PIN	NAME	ТҮРЕ	FUNCTION		
A12	RLCLK2	0	Receive Link Clock for Transceiver 2		
D3	RLCLK3	0	Receive Link Clock for Transceiver 3		
K18	RLCLK4	0	Receive Link Clock for Transceiver 4		
G2	RLINK1	0	Receive Link Data for Transceiver 1		
A13	RLINK2	0	Receive Link Data for Transceiver 2		
A3	RLINK3	0	Receive Link Data for Transceiver 3		
U12	RLINK4	0	Receive Link Data for Transceiver 4		
H2	RLOS/LOTC1	0	Receive Loss of Sync/Loss of Transmit Clock for Transceiver 1		
E17	RLOS/LOTC2	0	Receive Loss of Sync/Loss of Transmit Clock for Transceiver 2		
E1	RLOS/LOTC3	0	Receive Loss of Sync/Loss of Transmit Clock for Transceiver 3		
V11	RLOS/LOTC4	0	Receive Loss of Sync/Loss of Transmit Clock For Transceiver4		
L1	RMSYNC1	0	Receive Multiframe Sync for Transceiver 1		
D16	RMSYNC2	0	Receive Multiframe Sync for Transceiver 2		
F2	RMSYNC3	0	Receive Multiframe Sync for Transceiver 3		
W16	RMSYNC4	0	Receive Multiframe Sync for Transceiver 4		
R3	RNEGI1	Ι	Receive Negative Data for the Framer on Transceiver 1		
D13	RNEGI2	I	Receive Negative Data for the Framer on Transceiver 2		
Al	RNEGI3	Ι	Receive Negative Data for the Framer on Transceiver 3		
P17	RNEGI4	Ι	Receive Negative Data for the Framer on Transceiver 4		
L3	RNEGO1	0	Receive Negative Data from the LIU on Transceiver 1		
B15	RNEGO2	0	Receive Negative Data from the LIU on Transceiver 2		
C2	RNEGO3	0	Receive Negative Data from the LIU on Transceiver 3		
U17	RNEGO4	0	Receive Negative Data from the LIU on Transceiver 4		
R4	RPOSI1	Ι	Receive Positive Data for the Framer on Transceiver 1		
B14	RPOSI2	Ι	Receive Positive Data for the Framer on Transceiver 2		
B2	RPOSI3	Ι	Receive Positive Data for the Framer on Transceiver 3		
V15	RPOSI4	Ι	Receive Positive Data for the Framer on Transceiver 4		
L4	RPOSO1	0	Receive Positive Data from the LIU on Transceiver 1		
A16	RPOSO2	0	Receive Positive Data from the LIU on Transceiver 2		
B1	RPOSO3	0	Receive Positive Data from the LIU on Transceiver 3		
U15	RPOSO4	0	Receive Positive Data from the LIU on Transceiver 4		
Y11	RRING1	Ι	Receive Analog Ring Input for Transceiver 1		
Y14	RRING2	Ι	Receive Analog Ring Input For Transceiver 2		
Y17	RRING3	Ι	Receive Analog Ring Input For Transceiver 3		
Y20	RRING4	Ι	Receive Analog Ring Input For Transceiver 4		
J2	RSER1	0	Receive Serial Data for Transceiver 1		
D15	RSER2	0	Receive Serial Data for Transceiver 2		
E2	RSER3	0	Receive Serial Data for Transceiver 3		
W17	RSER4	0	Receive Serial Data for Transceiver 4		
L2	RSIG1	0	Receive Signaling Output for Transceiver 1		
B16	RSIG2	0	Receive Signaling Output for Transceiver 2		
C1	RSIG3	0	Receive Signaling Output for Transceiver 3		
Y18	RSIG4	0	Receive Signaling Output for Transceiver 4		
K1	RSIGF1	0	Receive Signaling Freeze Output for Transceiver 1		
C15	RSIGF2	0	Receive Signaling Freeze Output for Transceiver 2		
D2	RSIGF3	0	Receive Signaling Freeze Output for Transceiver 3		
V16	RSIGF4	0	Receive Signaling Freeze Output for Transceiver 4		
G1	RSYNC1	I/O	Receive Sync for Transceiver 1		
D12	RSYNC2	I/O	Receive Sync for Transceiver 2		
D1	RSYNC3	I/O	Receive Sync for Transceiver 3		
V12	RSYNC4	I/O	Receive Sync for Transceiver 4		
H1	RSYSCLK1	Ι	Receive System Clock for Transceiver 1		
F17	RSYSCLK2	Ι	Receive System Clock for Transceiver 2		

PIN	NAME	ТҮРЕ	FUNCTION	
G3	RSYSCLK3	Ι	Receive System Clock for Transceiver 3	
W14	RSYSCLK4	Ι	Receive System Clock for Transceiver 4	
Y10	RTIP1	Ι	Receive Analog Tip Input for Transceiver 1	
Y13	RTIP2	Ι	Receive Analog Tip Input for Transceiver 2	
Y16	RTIP3	Ι	Receive Analog Tip Input for Transceiver 3	
Y19	RTIP4	Ι	Receive Analog Tip Input for Transceiver 4	
P1	RVDD	_	Receive Analog Positive Supply	
J17	RVDD		Receive Analog Positive Supply	
E4	RVDD		Receive Analog Positive Supply	
W18	RVDD		Receive Analog Positive Supply	
R2	RVSS		Receive Analog Signal Ground	
T2	RVSS		Receive Analog Signal Ground	
H19	RVSS		Receive Analog Signal Ground	
J18	RVSS		Receive Analog Signal Ground	
D4	RVSS		Receive Analog Signal Ground	
D5	RVSS		Receive Analog Signal Ground	
V20	RVSS		Receive Analog Signal Ground	
W19	RVSS		Receive Analog Signal Ground	
W1	TCHBLK1	0	Transmit Channel Block for Transceiver 1	
F20	TCHBLK2	0	Transmit Channel Block for Transceiver 2	
C11	TCHBLK3	0	Transmit Channel Block for Transceiver 3	
U20	TCHBLK4	0	Transmit Channel Block for Transceiver 4	
V10	TCHCLK1	0	Transmit Channel Clock for Transceiver 1	
A18	TCHCLK2	0	Transmit Channel Clock for Transceiver 2	
B8	TCHCLK2	0	Transmit Channel Clock for Transceiver 3	
L18	TCHCLK4	0	Transmit Channel Clock for Transceiver 4	
Y9	TCLK1	I	Transmit Clock for Transceiver 1	
B19	TCLK2	I	Transmit Clock for Transceiver 2	
B10	TCLK2	I	Transmit Clock for Transceiver 3	
M19	TCLK4	I	Transmit Clock for Transceiver 4	
V6	TCLKI	I	Transmit Clock Input for the LIU on Transceiver 1	
D19	TCLKI2	I	Transmit Clock Input for the LIU on Transceiver 2	
C8	TCLKI2	I	Transmit Clock Input for the LIU on Transceiver 3	
P20	TCLKI4	I	Transmit Clock Input for the LIU on Transceiver 4	
W7	TCLK01	0	Transmit Clock Output from the Framer on Transceiver 1	
E18	TCLK02	0	Transmit Clock Output from the Framer on Transceiver 2	
A7	TCLK02	0	Transmit Clock Output from the Framer on Transceiver 2	
P19	TCLK04	0	Transmit Clock Output from the Framer on Transceiver 3	
V3	TLCLK1	0	Transmit Link Clock for Transceiver 1	
E20	TLCLK2	0	Transmit Link Clock for Transceiver 2	
D6	TLCLK2 TLCLK3	0	Transmit Link Clock for Transceiver 3	
T18	TLCLK5	0	Transmit Link Clock for Transceiver 4	
W5	TLINK1	I	Transmit Link Data for Transceiver 1	
E19	TLINK1 TLINK2	I	Transmit Link Data for Transceiver 1	
C6	TLINK2 TLINK3	I	Transmit Link Data for Transceiver 3	
T19	TLINK3 TLINK4	I	Transmit Link Data for Transceiver 5	
R1	TNEGI1	I	Transmit Link Data for Hansceiver 4 Transmit Negative-Data Input for the LIU on Transceiver 1	
F19	TNEGI2	I	Transmit Negative-Data Input for the LIU on Transceiver 2	
D8	TNEGI2	I	Transmit Negative-Data Input for the LIU on Transceiver 3	
R20	TNEGI4	I	Transmit Negative-Data Input for the LIU on Transceiver 4	
T3	TNEG01	0	Transmit Negative-Data Miput for the ETO on Transceiver 4	
B20	TNEGO1	0	Transmit Negative-Data Output from Framer on Transceiver 1	
D9	TNEGO2	0	Transmit Negative-Data Output from Framer on Transceiver 2	
D7	TNEOU3	0	Transmit Negative-Data Output nom Framer on Transcerver 5	

PIN	NAME	ТҮРЕ	FUNCTION
N20	TNEGO4	0	Transmit Negative-Data Output from Framer on Transceiver 4
W3	TPOSI1	Ι	Transmit Positive-Data Input for the LIU on Transceiver 1
C20	TPOSI2	Ι	Transmit Positive-Data Input for the LIU on Transceiver 2
A8	TPOSI3	Ι	Transmit Positive-Data Input for the LIU on Transceiver 3
R19	TPOSI4	Ι	Transmit Positive-Data Input for the LIU on Transceiver 4
V7	TPOSO1	0	Transmit Positive-Data Output from Framer on Transceiver 1
C19	TPOSO2	0	Transmit Positive-Data Output from Framer on Transceiver 2
C9	TPOSO3	0	Transmit Positive-Data Output from Framer on Transceiver 3
N19	TPOSO4	0	Transmit Positive-Data Output from Framer on Transceiver 4
Y2	TRING1	0	Transmit Analog Ring Output for Transceiver 1
Y4	TRING2	0	Transmit Analog Ring Output for Transceiver 2
Y6	TRING3	0	Transmit Analog Ring Output for Transceiver 3
Y8	TRING4	0	Transmit Analog Ring Output for Transceiver 4
W9	TSER1	Ι	Transmit Serial Data for Transceiver 1
C17	TSER2	Ι	Transmit Serial Data for Transceiver 2
C10	TSER3	Ι	Transmit Serial Data for Transceiver 3
K20	TSER4	Ι	Transmit Serial Data for Transceiver 4
W10	TSIG1	Ι	Transmit Signaling Input for Transceiver 1
C18	TSIG2	Ι	Transmit Signaling Input for Transceiver 2
A10	TSIG3	Ι	Transmit Signaling Input for Transceiver 3
L19	TSIG4	Ι	Transmit Signaling Input for Transceiver 4
W12	TSSYNC1	Ι	Transmit System Sync for Transceiver 1
B18	TSSYNC2	Ι	Transmit System Sync for Transceiver 2
D10	TSSYNC3	Ι	Transmit System Sync for Transceiver 3
K19	TSSYNC4	Ι	Transmit System Sync for Transceiver 4
U16	TSTRST	Ι	Test/Reset
V1	TSYNC1	I/O	Transmit Sync for Transceiver 1
D20	TSYNC2	I/O	Transmit Sync for Transceiver 2
C7	TSYNC3	I/O	Transmit Sync for Transceiver 3
R18	TSYNC4	I/O	Transmit Sync for Transceiver 4
W11	TSYSCLK1	Ι	Transmit System Clock for Transceiver 1
A19	TSYSCLK2	Ι	Transmit System Clock for Transceiver 2
A11	TSYSCLK3	Ι	Transmit System Clock for Transceiver 3
N18	TSYSCLK4	Ι	Transmit System Clock for Transceiver 4
Y1	TTIP1	0	Transmit Analog Tip Output for Transceiver 1
Y3	TTIP2	0	Transmit Analog Tip Output for Transceiver 2
Y5	TTIP3	0	Transmit Analog Tip Output for Transceiver 3
Y7	TTIP4	0	Transmit Analog Tip Output for Transceiver 4
W2	TVDD		Transmit Analog Positive Supply
G19	TVDD		Transmit Analog Positive Supply
D11	TVDD		Transmit Analog Positive Supply
U19	TVDD	—	Transmit Analog Positive Supply
W4	TVSS	—	Transmit Analog Signal Ground
G18	TVSS	—	Transmit Analog Signal Ground
C5	TVSS	—	Transmit Analog Signal Ground
U18	TVSS	-	Transmit Analog Signal Ground
K3	$\overline{\mathrm{WR}} \left(\mathrm{R} / \overline{\mathrm{W}} \right)$	Ι	Active-Low Write Input (Read/Write)

PIN	NAME	TYPE	FUNCTION
H2	A0	Ι	Address Bus Bit 0 (Lsb)
E10	A1	Ι	Address Bus Bit 1
H3	A2	Ι	Address Bus Bit 2
G4	A3	Ι	Address Bus Bit 3
N7	A4	Ι	Address Bus Bit 4
B9	A5	Ι	Address Bus Bit 5
Τ7	A6	Ι	Address Bus Bit 6
G2	A7/ALE (AS)	Ι	Address Bus Bit 7 (Msb)/Address Latch Enable
H6	A8	Ι	Address Bus Bit 8
J11	A9	Ι	Address Bus Bit 9
J5	BPCLK1	0	Backplane Clock, Transceiver 1
H13	BPCLK2	0	Backplane Clock, Transceiver 2
E8	BPCLK3	0	Backplane Clock, Transceiver 3
N9	BPCLK4	0	Backplane Clock, Transceiver 4
B10	BTS	Ι	Bus Type Select (0 = Intel/1 = Motorola)
M8	\overline{CS}	Ι	Active-Low Chip Select
P8	D0/AD0	I/O	Data Bus Bit 0/Address/Data Bus Bit 0 (Lsb)
D10	D1/AD1	I/O	Data Bus Bit 1/ Address/Data Bus Bit 1
N8	D2/AD2	I/O	Data Bus Bit 2/Address/Data Bus Bit 2
P7	D3/AD3	I/O	Data Bus Bit 3/Address/Data Bus Bit 3
M7	D4/AD4	I/O	Data Bus Bit 4/Address/Data Bus Bit 4
R7	D5/AD5	I/O	Data Bus Bit 5/Address/Data Bus Bit 5
G1	D6/AD6	I/O	Data Bus Bit 6/Address/Data Bus Bit 6
G3	D7/AD7	I/O	Data Bus Bit 7/Address/Data Bus Bit 7 (Msb)
P4	DVDD		Digital Positive Supply
P5	DVDD		Digital Positive Supply
P6	DVDD		Digital Positive Supply
C11	DVDD		Digital Positive Supply
C12	DVDD		Digital Positive Supply
C13	DVDD		Digital Positive Supply
D3	DVDD		Digital Positive Supply
E3	DVDD		Digital Positive Supply
F3	DVDD		Digital Positive Supply
L14	DVDD		Digital Positive Supply
M14	DVDD		Digital Positive Supply
N14	DVDD		Digital Positive Supply
N4	DVSS		Digital Signal Ground
N5	DVSS		Digital Signal Ground
N6	DVSS		Digital Signal Ground
D11	DVSS		Digital Signal Ground
D12	DVSS		Digital Signal Ground
D13	DVSS		Digital Signal Ground
D4	DVSS		Digital Signal Ground
E4	DVSS		Digital Signal Ground
F4	DVSS		Digital Signal Ground
L13	DVSS		Digital Signal Ground
M13	DVSS		Digital Signal Ground
N13	DVSS	— 	Digital Signal Ground
H8	ESIBRD	I/O	Extended System Information Bus Read
J8	ESIBS0	I/O	Extended System Information Bus 0

Table 5-2. DS21458 Pin Description

PIN	NAME	TYPE	FUNCTION
J9	ESIBS1	I/O	Extended System Information Bus 1
Н5	ĪNT	0	Active-Low Interrupt for All Four Transceivers
K16	JTCLK	Ι	JTAG Clock
C10	JTDI	Ι	JTAG Data Input
K13	JTDO	0	JTAG Data Output
J15	JTMS	Ι	JTAG Test Mode Select
K14	JTRST	Ι	JTAG Reset
D9	TPD	Ι	Transmit Power-Down Enable
H4	MCLK1	Ι	Master Clock for Transceiver 1 and Transceiver 3
J12	MCLK2	Ι	Master Clock for Transceiver 2 and Transceiver 4
R8	MUX	Ι	Mux Bus Select
E9	Unused	Ι	Connect to VSS for Proper Operation
К9	N.C.	_	No Connection
P3	N.C.		No Connection
K3	RCHBLK1	0	Receive Channel Block for Transceiver 1
G10	RCHBLK2	0	Receive Channel Block for Transceiver 2
C7	RCHBLK3	0	Receive Channel Block for Transceiver 3
R11	RCHBLK4	0	Receive Channel Block for Transceiver 4
L2	RCHCLK1	0	Receive Channel Clock for Transceiver 1
G11	RCHCLK2	0	Receive Channel Clock for Transceiver 2
D7	RCHCLK3	0	Receive Channel Clock for Transceiver 3
M9	RCHCLK4	0	Receive Channel Clock for Transceiver 4
K8	RCLK1	0	Receive Clock Output from the Framer on Transceiver 1
F10	RCLK2	0	Receive Clock Output from the Framer on Transceiver 2
G5	RCLK3	0	Receive Clock Output from the Framer on Transceiver 3
K12	RCLK4	0	Receive Clock Output from the Framer on Transceiver 4
H9	Unused	Ι	Connect to VSS for Proper Operation
R1	RCLKO1	0	Receive Clock Output from the LIU on Transceiver 1
C14	RCLKO2	0	Receive Clock Output from the LIU on Transceiver 2
A2	RCLKO3	0	Receive Clock Output from the LIU on Transceiver 3
P14	RCLKO4	0	Receive Clock Output from the LIU on Transceiver 4
A10	$\overline{\text{RD}}$ ($\overline{\text{DS}}$)	Ι	Active-Low Read Input (Data Strobe)
K4	RFSYNC1	0	Receive Frame Sync (Before the Receive Elastic Store) for Transceiver 1
G14	RFSYNC2	0	Receive Frame Sync (Before the Receive Elastic Store) for Transceiver 2
C6	RFSYNC3	0	Receive Frame Sync (Before the Receive Elastic Store) for Transceiver 3
P11	RFSYNC4	0	Receive Frame Sync (Before the Receive Elastic Store) for Transceiver 4
M2	RLCLK1	0	Receive Link Clock for Transceiver 1
F15	RLCLK2	0	Receive Link Clock for Transceiver 2
B6	RLCLK3	0	Receive Link Clock for Transceiver 3
R12	RLCLK4	0	Receive Link Clock for Transceiver 4
P2	RLINK1	0	Receive Link Data for Transceiver 1
C15	RLINK2	0	Receive Link Data for Transceiver 2
C3	RLINK3	0	Receive Link Data for Transceiver 3
T15	RLINK4	0	Receive Link Data for Transceiver 4
K5	RLOS/LOTC1	0	Receive Loss of Sync/Loss of Transmit Clock for Transceiver 1
E15	RLOS/LOTC2	0	Receive Loss of Sync/Loss of Transmit Clock for Transceiver 2
D6	RLOS/LOTC3	0	Receive Loss of Sync/Loss of Transmit Clock for Transceiver 3
P12	RLOS/LOTC4	0	Receive Loss of Sync/Loss of Transmit Clock for Transceiver 4
M3	RMSYNC1	0	Receive Multiframe Sync for Transceiver 1
G13	RMSYNC2	0	Receive Multiframe Sync for Transceiver 2
E6	RMSYNC3	0	Receive Multiframe Sync for Transceiver 3
M10	RMSYNC4	0	Receive Multiframe Sync for Transceiver 4
H10	Unused	Ι	Connect to VSS for Proper Operation

PIN	NAME	TYPE	FUNCTION
J2	RNEGO1	0	Receive Negative Data from the LIU on Transceiver 1
H11	RNEGO2	0	Receive Negative Data from the LIU on Transceiver 2
F8	RNEGO3	0	Receive Negative Data from the LIU on Transceiver 3
P10	RNEGO4	0	Receive Negative Data from the LIU on Transceiver 4
G8	Unused	Ι	Connect to VSS for Proper Operation
J6	RPOSO1	0	Receive Positive Data from the LIU on Transceiver 1
H12	RPOSO2	0	Receive Positive Data from the LIU on Transceiver 2
F9	RPOSO3	0	Receive Positive Data from the LIU on Transceiver 3
N10	RPOSO4	0	Receive Positive Data from the LIU on Transceiver 4
L1	RRING1	Ι	Receive Analog Ring Input for Transceiver 1
F16	RRING2	Ι	Receive Analog Ring Input for Transceiver 2
A6	RRING3	Ι	Receive Analog Ring Input for Transceiver 3
T11	RRING4	Ι	Receive Analog Ring Input for Transceiver 4
J4	RSER1	0	Receive Serial Data for Transceiver 1
H14	RSER2	0	Receive Serial Data for Transceiver 2
C8	RSER3	0	Receive Serial Data for Transceiver 3
P9	RSER4	0	Receive Serial Data for Transceiver 4
K2	RSIG1	0	Receive Signaling Output for Transceiver 1
G15	RSIG2	0	Receive Signaling Output for Transceiver 2
B7	RSIG3	0	Receive Signaling Output for Transceiver 3
R10	RSIG4	0	Receive Signaling Output for Transceiver 9
L3	RSIGF1	0	Receive Signaling Freeze Output for Transceiver 1
F14	RSIGF2	0	Receive Signaling Freeze Output for Transceiver 1
E7	RSIGF3	0	Receive Signaling Freeze Output for Transceiver 2 Receive Signaling Freeze Output for Transceiver 3
N11	RSIGF4	0	Receive Signaling Freeze Output for Transceiver 5
K6	RSYNC1	I/O	Receive Signaling Preeze Output for Transceiver 4
E14	RSTNC1 RSYNC2	I/O I/O	Receive Sync for Transceiver 2
B5	RSTNC2 RSYNC3	I/O I/O	Receive Sync for Transceiver 2 Receive Sync for Transceiver 3
N12	RSTINC5 RSYNC4	I/O I/O	Receive Sync for Transceiver 4
J3	RSYNC4 RSYSCLK1	I	Receive System Clock for Transceiver 1
H15			
	RSYSCLK2	I	Receive System Clock for Transceiver 2
B8 R9	RSYSCLK3	I	Receive System Clock for Transceiver 3
	RSYSCLK4	I	Receive System Clock for Transceiver 4
<u>K1</u>	RTIP1	I	Receive Analog Tip Input for Transceiver 1
G16	RTIP2	l	Receive Analog Tip Input for Transceiver 2
A7	RTIP3	I	Receive Analog Tip Input for Transceiver 3
T10	RTIP4	Ι	Receive Analog Tip Input for Transceiver 4
H1	RVDD	<u> </u>	Receive Analog Positive Supply
J16	RVDD	<u> </u>	Receive Analog Positive Supply
A9	RVDD		Receive Analog Positive Supply
T8	RVDD		Receive Analog Positive Supply
N1	RVSS		Receive Analog Signal Ground
J1	RVSS		Receive Analog Signal Ground
M1	RVSS	—	Receive Analog Signal Ground
E16	RVSS	—	Receive Analog Signal Ground
H16	RVSS		Receive Analog Signal Ground
D16	RVSS		Receive Analog Signal Ground
A5	RVSS		Receive Analog Signal Ground
A8	RVSS	—	Receive Analog Signal Ground
A4	RVSS	<u> </u>	Receive Analog Signal Ground
T12	RVSS		Receive Analog Signal Ground
T13	RVSS		Receive Analog Signal Ground
Т9	RVSS		Receive Analog Signal Ground

PIN	NAME	TYPE	FUNCTION
N2	TCHBLK1	0	Transmit Channel Block for Transceiver 1
E13	TCHBLK2	0	Transmit Channel Block for Transceiver 2
C5	TCHBLK3	0	Transmit Channel Block for Transceiver 3
R13	TCHBLK4	0	Transmit Channel Block for Transceiver 4
J7	TCHCLK1	0	Transmit Channel Clock for Transceiver 1
D15	TCHCLK2	0	Transmit Channel Clock for Transceiver 2
B4	TCHCLK3	0	Transmit Channel Clock for Transceiver 3
P13	TCHCLK4	0	Transmit Channel Clock for Transceiver 4
L5	TCLK1	Ι	Transmit Clock for Transceiver 1
G12	TCLK2	Ι	Transmit Clock for Transceiver 2
F6	TCLK3	Ι	Transmit Clock for Transceiver 3
L9	TCLK4	Ι	Transmit Clock for Transceiver 4
L6	Unused	Ι	Connect to VSS for Proper Operation
F12	Unused	Ι	Connect to VSS for Proper Operation
F7	Unused	Ι	Connect to VSS for Proper Operation
L11	Unused	Ι	Connect to VSS for Proper Operation
Т2	TCLKO1	0	Transmit Clock Output from the Framer on Transceiver 1
A15	TCLKO2	0	Transmit Clock Output from the Framer on Transceiver 2
B2	TCLKO3	0	Transmit Clock Output from the Framer on Transceiver 3
R16	TCLKO4	0	Transmit Clock Output from the Framer on Transceiver 4
J14	TEST1		Used for Factory Test. Do Not Connect.
J13	TEST2	_	Used for Factory Test. Do Not Connect.
P1	TLCLK1	0	Transmit Link Clock for Transceiver 1
C16	TLCLK2	0	Transmit Link Clock for Transceiver 2
C4	TLCLK3	0	Transmit Link Clock for Transceiver 3
T14	TLCLK4	0	Transmit Link Clock for Transceiver 4
K7	TLINK1	Ι	Transmit Link Data for Transceiver 1
F11	TLINK2	Ι	Transmit Link Data for Transceiver 2
G7	TLINK3	Ι	Transmit Link Data for Transceiver 3
L12	TLINK4	Ι	Transmit Link Data for Transceiver 4
M5	Unused	Ι	Connect to VSS for Proper Operation
E12	Unused	Ι	Connect to VSS for Proper Operation
E5	Unused	Ι	Connect to VSS for Proper Operation
M12	Unused	Ι	Connect to VSS for Proper Operation
T1	TNEGO1	0	Transmit Negative-Data Output from Framer on Transceiver 1
B15	TNEGO2	0	Transmit Negative-Data Output from Framer on Transceiver 2
A1	TNEGO3	0	Transmit Negative-Data Output from Framer on Transceiver 3
T16	TNEGO4	0	Transmit Negative-Data Output from Framer on Transceiver 4
L4	Unused	Ι	Connect to VSS for Proper Operation
F13	Unused	Ι	Connect to VSS for Proper Operation
D5	Unused	Ι	Connect to VSS for Proper Operation
L10	Unused	Ι	Connect to VSS for Proper Operation
R2	TPOSO1	0	Transmit Positive-Data Output from Framer on Transceiver 1
A16	TPOSO2	0	Transmit Positive-Data Output from Framer on Transceiver 2
B1	TPOSO3	0	Transmit Positive-Data Output from Framer on Transceiver 3
R15	TPOSO4	0	Transmit Positive-Data Output from Framer on Transceiver 4
R4	TRING1	0	Transmit Analog Ring Output for Transceiver 1
T4	TRING1	0	Transmit Analog Ring Output for Transceiver 1
A13	TRING2	0	Transmit Analog Ring Output for Transceiver 2
B13	TRING2	0	Transmit Analog Ring Output for Transceiver 2
D1	TRING3	0	Transmit Analog Ring Output for Transceiver 3
D2	TRING3	0	Transmit Analog Ring Output for Transceiver 3
N15	TRING4	0	Transmit Analog Ring Output for Transceiver 4

PIN	NAME	TYPE	FUNCTION
N16	TRING4	0	Transmit Analog Ring Output for Transceiver 4
M6	TSER1	Ι	Transmit Serial Data for Transceiver 1
G9	TSER2	Ι	Transmit Serial Data for Transceiver 2
G6	TSER3	Ι	Transmit Serial Data for Transceiver 3
K10	TSER4	Ι	Transmit Serial Data for Transceiver 4
L7	TSIG1	Ι	Transmit Signaling Input for Transceiver 1
E11	TSIG2	Ι	Transmit Signaling Input for Transceiver 2
F5	TSIG3	Ι	Transmit Signaling Input for Transceiver 3
K11	TSIG4	Ι	Transmit Signaling Input for Transceiver 4
M4	TSSYNC1	Ι	Transmit System Sync for Transceiver 1
D14	TSSYNC2	Ι	Transmit System Sync for Transceiver 2
A3	TSSYNC3	Ι	Transmit System Sync for Transceiver 3
M11	TSSYNC4	Ι	Transmit System Sync for Transceiver 4
K15	TSTRST	I	Test/Reset
N3	TSYNC1	I/O	Transmit Sync for Transceiver 1
B16	TSYNC2	I/O	Transmit Sync for Transceiver 2
B3	TSYNC3	I/O	Transmit Sync for Transceiver 3
R14	TSYNC4	I/O	Transmit Sync for Transceiver 4
H7	TSYSCLK1	I	Transmit System Clock for Transceiver 1
J10	TSYSCLK2	I	Transmit System Clock for Transceiver 2
D8	TSYSCLK2	I	Transmit System Clock for Transceiver 3
L8	TSYSCLK4	I	Transmit System Clock for Transceiver 4
R3	TTIP1	0	Transmit Analog Tip Output for Transceiver 1
T3	TTIP1	0	Transmit Analog Tip Output for Transceiver 1
A14	TTIP2	0	Transmit Analog Tip Output for Transceiver 2
B14	TTIP2	0	Transmit Analog Tip Output for Transceiver 2
C1	TTIP2 TTIP3	0	Transmit Analog Tip Output for Transceiver 3
C1 C2		0	
P15	TTIP3 TTIP4	0	Transmit Analog Tip Output for Transceiver 3
			Transmit Analog Tip Output for Transceiver 4
P16	TTIP4	0	Transmit Analog Tip Output for Transceiver 4
R6	TVDD		Transmit Analog Positive Supply
T6	TVDD	<u> </u>	Transmit Analog Positive Supply
A11	TVDD		Transmit Analog Positive Supply
B11	TVDD	—	Transmit Analog Positive Supply
F1	TVDD	—	Transmit Analog Positive Supply
F2	TVDD	—	Transmit Analog Positive Supply
L15	TVDD		Transmit Analog Positive Supply
L16	TVDD		Transmit Analog Positive Supply
R5	TVSS		Transmit Analog Signal Ground
T5	TVSS	—	Transmit Analog Signal Ground
A12	TVSS	—	Transmit Analog Signal Ground
B12	TVSS	<u> </u>	Transmit Analog Signal Ground
E1	TVSS		Transmit Analog Signal Ground
E2	TVSS	—	Transmit Analog Signal Ground
M15	TVSS	_	Transmit Analog Signal Ground
M16	TVSS		Transmit Analog Signal Ground
C9	\overline{WR} (R/ \overline{W})	Ι	Active-Low Write Input (Read/Write)

5.9 Packages

The package diagrams below show the lead pattern that will be placed on the target PC board. This is the same pattern that would be seen as viewed from the top.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
A	RNEGI3	RFSYNC3	RLINK3	RCLKI3	DVSS	ESIBS13	TCLK03	TPOSI3	DVDD	TSIG3	TSYSCLK3	RLCLK2	RLINK2	CS2	RCLKI2	RPOSO2	DVSS	TCHCLK2	TSYSCLK2	DVSS
в	RPOSO3	RPOSI3	DVDD	RCLK03	CS3	DVDD	DVSS	TCHCLK3	DVSS	TCLK3	DVSS	DVDD	RCLK2	RPOSI2	RNEG02	RSIG2	ESIBS12	TSSYNC2	TCLK2	TNEGO2
с	RSIG3	RNEG03	EISBRD3	DVDD	TVSS	TLINK3	TSYNC3	TCLKI3	TPOSO3	TSER3	TCHBLK3	DVDD	EISBRD2	RCLKO2	RSIGF2	DVDD	TSER2	TSIG2	TPOSO2	TPOSI2
D	RSYNC3	RSIGF3	RLCLK3	RVSS	RVSS	TLCLK3	ESIBS03	TNEGI3	TNEGO3	TSSYNC3	TVDD	RSYNC2	RNEGI2	RCHCLK2	RSER2	RMSYNC2	RFSYNC2	DVDD	TCLKI2	TSYNC2
Е	RLOS3	RSER3	RCLK3	RVDD													RLOS2	TCLKO2	TLINK2	TLCLK2
F	RLCLK1	RMSYNC3	RCHCLK3	BPCLK3													RSYSCLK2	ESIBS02	TNEGI2	TCHBLK2
G	RSYNC1	RLINK1	RSYSCLK3	RCHBLK3													RCHBLK2	TVSS	TVDD	DVDD
н	RSYSCLK1	RLOS1	DVSS	A5													BPCLK2	N.C.	RVSS	DVSS
J	RCHCLK1	RSER1	DVDD	EISBRD1													RVDD	RVSS	D1/AD1	ESIBS14
к	RSIGF1	LIUC/TPD	WR	RFSYNC1													CS4	RLCLK4	TSSYNC4	TSER4
L	RMSYNC1	RSIG1	RNEG01	RPOSO1													A1	TCHCLK4	TSIG4	DVSS
М	BPCLK1	RCHBLK1	RCLK01	RCLKI1													DVDD	RCLK4	TCLK4	DVDD
N	JTDI	RD	RCLK1	DVDD													DVSS	TSYSCLK4	TPOSO4	TNEGO4
Р	RVDD1	BTS	CS1	A7/ALE (AS)													RNEGI4	DVDD	TCLKO4	TCLKI4
R	TNEGI1	RVSS	RNEGI1	RPOSI1													RCLKI4	TSYNC4	TPOSI4	TNEGI4
т	MCLK1	RVSS	TNEG01	A3													RCLKO4	TLCLK4	TLINK4	ESIBS04
U	ĪNT	DVDD	A0	D7/AD7	D5/AD5	DVSS	D3/AD3	A6	D4/AD4	MUX	D0/AD0	RLINK4	EISBRD4	RCHCLK4	RPOSO4	TSTRST	RNEGO4	TVSS	TVDD	TCHBLK4
v	TSYNC1	A2	TLCLK1	D6/AD6	DVDD	TCLKI1	TPOSO1	A4	ESIBS11	TCHCLK1	RLOS4	RSYNC4	BPCLK4	RFSYNC4	RPOSI4	RSIGF4	N.C.	JTRST	JTDO	RVSS
w	TCHBLK1	TVDD	TPOSI1	TVSS	TLINK1	ESIBS01	TCLK01	DVSS	TSER1	TSIG1	TSYSCLK1	TSSYNC1	JTMS	RSYSCLK4	D2/AD2	RMSYNC4	RSER4	RVDD	RVSS	MCLK2
Y	TTIP1	TRING1	TTIP2	TRING2	TTIP3	TRING3	TTIP4	TRING4	TCLK1	RTIP1	RRING1	RCHBLK4	RTIP2	RRING2	JTCLK	RTIP3	RRING3	RSIG4	RTIP4	RRING4

Figure 5-1. DS21455 Pin Diagram, 27mm BGA

NOTE: Locations C3, C13, J4, and U13 are used for the Extended System Information Bus (ESIB). These pin locations on the DS21Q352, DS21Q354, DS21Q552, and DS21Q554 are connected to ground. When replacing a DS21Qx5y with a DS21455, these signals should be routed to control logic to gain access to the ESIB. If these pins remain connected to ground, the ESIB function will be disabled. Pins labeled as "N.C." must be unconnected.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Α	TNEGO3	RCLKO3	TSSYNC3	RVSS	RVSS	RRING3	RTIP3	RVSS	RVDD	RD (DS)	TVDD	TVSS	TRING2	TTIP2	TCLKO2	TPOSO2
в	TPOSO3	TCLKO3	TSYNC3	TCHCLK3	RSYNC3	RLCLK3	RSIG3	RSYSCLK3	A5	BTS	TVDD	TVSS	TRING2	TTIP2	TNEGO2	TSYNC2
с	TTIP3	TTIP3	RLINK3	TLCLK3	TCHBLK3	RFSYNC3	RCHBLK3	RSER3	WR (R/W)	JTDI	DVDD	DVDD	DVDD	RCLKO2	RLINK2	TLCLK2
D	TRING3	TRING3	DVDD	DVSS	UNUSED	RLOS/ LOTC3	RCHCLK3	TSYSCLK3	TPD	D1/AD1	DVSS	DVSS	DVSS	TSSYNC2	TCHCLK2	RVSS
Е	TVSS	TVSS	DVDD	DVSS	UNUSED	RMSYNC3	RSIGF3	BPCLK3	UNUSED	A1	TSIG2	UNUSED	TCHBLK2	RSYNC2	RLOS/ LOTC2	RVSS
F	TVDD	TVDD	DVDD	DVSS	TSIG3	TCLK3	UNUSED	RNEGO3	RPOSO3	RCLK2	TLINK2	UNUSED	UNUSED	RSIGF2	RLCLK2	RRING2
G	D6/AD6	A7/ALE (AS)	D7/AD7	A3	RCLK3	TSER3	TLINK3	UNUSED	TSER2	RCHBLK2	RCHCLK2	TCLK2	RMSYNC2	RFSYNC2	RSIG2	RTIP2
н	RVDD	A0	A2	MCLK1	ĪNT	A8	TSYSCLK1	ESIBRD	UNUSED	UNUSED	RNEGO2	RPOSO2	BPCLK2	RSER2	RSYSCLK2	RVSS
J	RVSS	RNEGO1	RSYSCLK1	RSER1	BPCLK1	RPOSO1	TCHCLK1	ESIBS0	ESIBS1	TSYSCLK2	A9	MCLK2	TEST2	TEST1	JTMS	RVDD
к	RTIP1	RSIG1	RCHBLK1	RFSYNC1	RLOS/ LOTC1	RSYNC1	TLINK1	RCLK1	N.C.	TSER4	TSIG4	RCLK4	JTDO	JTRST	TSTRST	JTCLK
L	RRING1	RCHCLK1	RSIGF1	UNUSED	TCLK1	UNUSED	TSIG1	TSYSCLK4	TCLK4	UNUSED	UNUSED	TLINK4	DVSS	DVDD	TVDD	TVDD
м	RVSS	RLCLK1	RMSYNC1	TSSYNC1	UNUSED	TSER1	D4/AD4	CS	RCHCLK4	RMSYNC4	TSSYNC4	UNUSED	DVSS	DVDD	TVSS	TVSS
N	RVSS	TCHBLK1	TSYNC1	DVSS	DVSS	DVSS	A4	D2/AD2	BPCLK4	RPOSO4	RSIGF4	RSYNC4	DVSS	DVDD	TRING4	TRING4
Р	TLCLK1	RLINK1	N.C.	DVDD	DVDD	DVDD	D3/AD3	D0/AD0	RSER4	RNEGO4	RFSYNC4	RLOS/ LOTC4	TCHCLK4	RCLKO4	TTIP4	TTIP4
R	RCLKO1	TPOSO1	TTIP1	TRING1	TVSS	TVDD	D5/AD5	MUX	RSYSCLK4	RSIG4	RCHBLK4	RLCLK4	TCHBLK4	TSYNC4	TPOSO4	TCLKO4
т	TNEGO1	TCLKO1	TTIP1	TRING1	TVSS	TVDD	A6	RVDD	RVSS	RTIP4	RRING4	RVSS	RVSS	TLCLK4	RLINK4	TNEGO4

Figure 5-2. DS21458 Pin Diagram, 17mm CSBGA

NOTE: Pins labeled as "UNUSED" must be connected to VSS. Pins labeled as "N.C." should be left unconnected.

6. PARALLEL PORT

The transceiver is controlled via either a nonmultiplexed (MUX = 0) or a multiplexed (MUX = 1) bus by an external microcontroller or microprocessor. The transceiver can operate with either Intel or Motorola bus timing configurations. If the BTS pin is tied low, Intel timing will be selected; if tied high, Motorola timing will be selected. All Motorola bus signals are listed in parentheses (). See the timing diagrams in the *AC Electrical Characteristics* for more details.

6.1 Register Map

ADDRESS	REGISTER NAME	REGISTER ABBREVIATION	PAGE
00	Master Mode Register	MSTRREG	49
01	I/O Configuration Register 1	IOCR1	78
02	I/O Configuration Register 2	IOCR2	79
03	T1 Receive Control Register 1	T1RCR1	53
04	T1 Receive Control Register 2	T1RCR2	53
05	T1 Transmit Control Register 1	T1TCR1	55
06	T1 Transmit Control Register 2	T1TCR2	56
07	T1 Common Control Register 1	T1CCR1	57
08	Software Signaling Insertion Enable 1	SSIE1	104
09	Software Signaling Insertion Enable 2	SSIE2	104
0A	Software Signaling Insertion Enable 3	SSIE3	105
0B	Software Signaling Insertion Enable 4	SSIE4	105
0C	T1 Receive Digital Milliwatt Enable Register 1	T1RDMR1	61
0D	T1 Receive Digital Milliwatt Enable Register 2	T1RDMR2	61
0E	T1 Receive Digital Milliwatt Enable Register 3	T1RDMR3	61
0F	Device Identification Register	IDR	72
10	Information Register 1	INFO1	62
11	Information Register 2	INFO2	170
12	Information Register 3	INFO3	69
13			
14	Interrupt Information Register 1	IIR1	51
15	Interrupt Information Register 2	IIR2	51
16	Status Register 1	SR1	171
17	Interrupt Mask Register 1	IMR1	172
18	Status Register 2	SR2	72
19	Interrupt Mask Register 2	IMR2	73
1A	Status Register 3	SR3	74
1B	Interrupt Mask Register 3	IMR3	75
1C	Status Register 4	SR4	76
1D	Interrupt Mask Register 4	IMR4	77
1E	Status Register 5	SR5	118
1F	Interrupt Mask Register 5	IMR5	118
20	Status Register 6	SR6	150
21	Interrupt Mask Register 6	IMR6	151
22	Status Register 7	SR7	150
23	Interrupt Mask Register 7	IMR7	151
24	Status Register 8	SR8	<u>125</u>
25	Interrupt Mask Register 8	IMR8	126
26	Status Register 9	SR9	190
27	Interrupt Mask Register 9	IMR9	<u>191</u>
28	Per-Channel Pointer Register	PCPR	<u>46</u>
29	Per-Channel Data Register 1	PCDR1	47

Table 6-1. Register Map Sorted By Address

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	r-Channel Data Register 2 r-Channel Data Register 3 r-Channel Data Register 4 formation Register 4 formation Register 5 formation Register 6 formation Register 7 DLC #1 Receive Control DLC #2 Receive Control Receive Control Register 1 Receive Control Register 2 Transmit Control Register 2 DC Control Register 3 DC Control Register	PCDR2 PCDR3 PCDR4 INF04 INF05 INF06 INF07 H1RC H2RC E1RCR1 E1RCR1 E1RCR2 E1TCR1 E1TCR2 BOCC	$ \begin{array}{r} $
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	r-Channel Data Register 4 formation Register 4 formation Register 5 formation Register 6 formation Register 7 DLC #1 Receive Control DLC #2 Receive Control Receive Control Register 1 Receive Control Register 2 Transmit Control Register 2 Transmit Control Register 2 DC Control Register 2	PCDR4 INFO4 INFO5 INFO6 INFO7 H1RC H2RC E1RCR1 E1RCR2 E1TCR1 E1TCR2 BOCC	$ \frac{47}{152} \\ 152 \\ 152 \\ 69 \\ 144 \\ 144 \\ 64 \\ 65 \\ 66 $
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	formation Register 4 formation Register 5 formation Register 6 formation Register 7 DLC #1 Receive Control DLC #2 Receive Control Receive Control Register 1 Receive Control Register 2 Transmit Control Register 2 Transmit Control Register 2 DC Control Register 2 Seceive Signaling Change Of State Information 1 Exercise Signaling Change Of State Information 2	INFO4 INFO5 INFO6 INFO7 H1RC H2RC E1RCR1 E1RCR2 E1TCR1 E1TCR2 BOCC	$ \begin{array}{r} \underline{152} \\ \underline{152} \\ \underline{152} \\ \underline{69} \\ \underline{144} \\ \underline{144} \\ \underline{64} \\ \underline{65} \\ \underline{66} \\ \end{array} $
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	formation Register 5 formation Register 6 formation Register 7 DLC #1 Receive Control DLC #2 Receive Control Receive Control Register 1 Receive Control Register 2 Transmit Control Register 1 Transmit Control Register 2 DC Control Register Receive Signaling Change Of State Information 1 Exceive Signaling Change Of State Information 2	INFO5 INFO6 INFO7 H1RC H2RC E1RCR1 E1RCR2 E1TCR1 E1TCR2 BOCC	$ \frac{152}{152} \frac{69}{144} \frac{144}{64} \frac{64}{65} \frac{66}{66} $
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	formation Register 6 formation Register 7 DLC #1 Receive Control DLC #2 Receive Control Receive Control Register 1 Receive Control Register 2 Transmit Control Register 2 DC Control Register ceive Signaling Change Of State Information 1 exceive Signaling Change Of State Information 2	INFO6 INFO7 H1RC H2RC E1RCR1 E1RCR2 E1TCR1 E1TCR2 BOCC	$ \frac{152}{69} \\ \underline{144} \\ \underline{144} \\ \underline{64} \\ \underline{65} \\ \underline{66} $
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	formation Register 7 DLC #1 Receive Control DLC #2 Receive Control Receive Control Register 1 Receive Control Register 2 Transmit Control Register 1 Transmit Control Register 2 DC Control Register ceive Signaling Change Of State Information 1 exceive Signaling Change Of State Information 2	INFO7 H1RC H2RC E1RCR1 E1RCR2 E1TCR1 E1TCR2 BOCC	
31 HI 32 HI 33 E1 33 E1 34 E1 35 E1 36 E1 37 BC 38 Re 39 Re 3B Re 3D Re 3F Re 40 Sig 41 Ern 42 Lin 43 Lin 44 Pat	DLC #1 Receive Control DLC #2 Receive Control Receive Control Register 1 Receive Control Register 2 Transmit Control Register 1 Transmit Control Register 2 DC Control Register receive Signaling Change Of State Information 1 Exceive Signaling Change Of State Information 2	H1RC H2RC E1RCR1 E1RCR2 E1TCR1 E1TCR2 BOCC	<u>144</u> <u>144</u> <u>64</u> <u>65</u> <u>66</u>
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	DLC #2 Receive Control Receive Control Register 1 Receive Control Register 2 Transmit Control Register 1 Transmit Control Register 2 DC Control Register Receive Signaling Change Of State Information 1 Receive Signaling Change Of State Information 2	H2RC E1RCR1 E1RCR2 E1TCR1 E1TCR2 BOCC	<u>144</u> <u>64</u> <u>65</u> <u>66</u>
33 E1 34 E1 35 E1 36 E1 37 BC 38 Re 39 Re 3A Re 3B Re 3C Re 3D Re 3F Re 40 Sig 41 Err 42 Lin 43 Lin 44 Pat	Receive Control Register 1 Receive Control Register 2 Transmit Control Register 1 Transmit Control Register 2 OC Control Register eceive Signaling Change Of State Information 1 eceive Signaling Change Of State Information 2	E1RCR1 E1RCR2 E1TCR1 E1TCR2 BOCC	<u>64</u> <u>65</u> <u>66</u>
34 E1 35 E1 36 E1 37 BC 38 Re 39 Re 3B Re 3D Re 3F Re 3F Re 40 Sig 41 Err 42 Lin 43 Lin 44 Pat	Receive Control Register 2 Transmit Control Register 1 Transmit Control Register 2 DC Control Register exceive Signaling Change Of State Information 1 exceive Signaling Change Of State Information 2	E1RCR2 E1TCR1 E1TCR2 BOCC	<u>65</u> <u>66</u>
35 E1 36 E1 37 BC 38 Re 39 Re 3A Re 3B Re 3C Re 3D Re 3F Re 40 Sig 41 Err 42 Lin 43 Lin 44 Pat	Transmit Control Register 1 Transmit Control Register 2 DC Control Register ceeive Signaling Change Of State Information 1 ceeive Signaling Change Of State Information 2	E1TCR1 E1TCR2 BOCC	<u>66</u>
35 E1 36 E1 37 BC 38 Re 39 Re 3A Re 3B Re 3C Re 3D Re 3F Re 40 Sig 41 Ern 42 Lin 43 Lin 44 Pat	Transmit Control Register 1 Transmit Control Register 2 DC Control Register ceeive Signaling Change Of State Information 1 ceeive Signaling Change Of State Information 2	E1TCR2 BOCC	
36 E1 37 BC 38 Re 39 Re 3A Re 3B Re 3C Re 3D Re 3F Re 40 Sig 41 Err 42 Lin 43 Lin 44 Pat	Transmit Control Register 2 DC Control Register exceive Signaling Change Of State Information 1 exceive Signaling Change Of State Information 2	E1TCR2 BOCC	
37 BC 38 Re 39 Re 3A Re 3B Re 3C Re 3D Re 3F Re 40 Sig 41 Err 42 Lin 43 Lin 44 Pat	DC Control Register exerve Signaling Change Of State Information 1 exerve Signaling Change Of State Information 2		0/
38 Re 39 Re 3A Re 3B Re 3C Re 3D Re 3E Re 3F Re 40 Sig 41 Err 42 Lin 43 Lin 44 Pat	Exceive Signaling Change Of State Information 1 Exceive Signaling Change Of State Information 2		124
39 Re 3A Re 3B Re 3C Re 3D Re 3E Re 3F Re 40 Sig 41 Err 42 Lin 43 Lin 44 Patr	eceive Signaling Change Of State Information 2	RSINFO1	99
3A Re 3B Re 3C Re 3D Re 3E Re 3F Re 40 Sig 41 Err 42 Lin 43 Lin 44 Par		RSINFO2	99
3B Re 3C Re 3D Re 3E Re 3F Re 40 Sig 41 Err 42 Lin 43 Lin 44 Patr	eceive Signaling Change Of State Information 3	RSINFO3	99
3C Re 3D Re 3E Re 3F Re 40 Sig 41 Err 42 Lin 43 Lin 44 Pate	eceive Signaling Change Of State Information 4	RSINFO4	99
3D Re 3E Re 3F Re 40 Sig 41 Err 42 Lin 43 Lin 44 Pate	eceive Signaling Change Of State Interrupt Enable 1	RSCSE1	99
3E Re 3F Re 40 Sig 41 Err 42 Lin 43 Lin 44 Pate	eceive Signaling Change Of State Interrupt Enable 2	RSCSE2	99
3F Re 40 Sig 41 Err 42 Lin 43 Lin 44 Par	ceeive Signaling Change Of State Interrupt Enable 3	RSCSE3	99
40 Sig 41 Err 42 Lin 43 Lin 44 Pate	cceive Signaling Change Of State Interrupt Enable 4	RSCSE4	99
41 En 42 Lin 43 Lin 44 Pate	gnaling Control Register	SIGCR	96
42 Lin 43 Lin 44 Par	ror Count Configuration Register	ERCNT	85
43 Lin 44 Pa	ne Code Violation Count Register 1	LCVCR1	87
44 Pat	ne Code Violation Count Register 2	LCVCR2	87
	th Code Violation Count Register 1	PCVCR1	88
45 Pat	th Code Violation Count Register 2	PCVCR2	88
	ames Out of Sync Count Register 1	FOSCR1	90
	ames Out of Sync Count Register 2	FOSCR2	90
	Bit Count Register 1	EBCR1	90
	Bit Count Register 2	EBCR2	90
	popback Control Register	LBCR	80
	r-Channel Loopback Enable Register 1	PCLR1	83
	r-Channel Loopback Enable Register 2	PCLR2	83
	r-Channel Loopback Enable Register 3	PCLR3	84
	r-Channel Loopback Enable Register 4	PCLR4	84
	astic Store Control Register	ESCR	117
	ansmit Signaling Register 1	TS1	102
	ansmit Signaling Register 2	TS2	102
	ansmit Signaling Register 3	TS3	102
	ansmit Signaling Register 4	TS4	102
	ansmit Signaling Register 5	TS5	102
	ansmit Signaling Register 6	TS6	<u>102</u> 102
	ansmit Signaling Register 7	TS7	102
	ansmit Signaling Register 8	TS8	102
	ansmit Signaling Register 9	TS9	<u>102</u> 102
		TS10	
	ansmit Signaling Register 10		<u>102</u>
	ansmit Signaling Register 11	TS11 TS12	<u>102</u>
	ansmit Signaling Register 12	TS12	<u>102</u>
	ansmit Signaling Register 13 ansmit Signaling Register 14	TS13 TS14	<u>102</u>
5D Tra 5E Tra			102

ADDRESS	REGISTER NAME	REGISTER ABBREVIATION	PAGE			
5F	Transmit Signaling Register 16	TS16	<u>102</u>			
60	Receive Signaling Register 1	RS1	<u>97</u>			
61	Receive Signaling Register 2	RS2	<u>97</u>			
62	Receive Signaling Register 3	RS3	<u>97</u>			
63	Receive Signaling Register 4	RS4 <u>9</u>				
64	Receive Signaling Register 5	RS5	<u>97</u>			
65	Receive Signaling Register 6	RS6	<u>97</u>			
66	Receive Signaling Register 7	RS7	<u>97</u>			
67	Receive Signaling Register 8	RS8	<u>97</u>			
68	Receive Signaling Register 9	RS9	<u>97</u>			
69	Receive Signaling Register 10	RS10	<u>97</u>			
6A	Receive Signaling Register 11	RS11	97			
6B	Receive Signaling Register 12	RS12	97			
6C	Receive Signaling Register 13	RS13	97			
6D	Receive Signaling Register 14	RS14	97			
6E	Receive Signaling Register 15	RS15	97			
6F	Receive Signaling Register 16	RS16	97			
70	Common Control Register 1	CCR1	71			
71	Common Control Register 2	CCR2	208			
72	Common Control Register 3	CCR3	209			
73	Common Control Register 4	CCR4	210			
74	Transmit Channel Monitor Select	TDS0SEL	91			
75	Transmit DS0 Monitor Register	TDS0M	91			
76	Receive Channel Monitor Select	RDS0SEL	92			
77	Receive DS0 Monitor Register	RDS0M	92			
78	Line Interface Control 1	LIC1	164			
79	Line Interface Control 2	LIC2	167			
7A	Line Interface Control 3	LIC3	168			
7B	Line Interface Control 4	LIC4	169			
7C	Unused. Must be set = 00h for proper operation		<u> </u>			
7D	Transmit Line Build-Out Control	TLBC	166			
7E	Idle Array Address Register	IAAR	110			
7 <u>F</u>	Per-Channel Idle Code Value Register	PCICR	110			
80	Transmit Idle Code Enable Register 1	TCICE1	110			
81	Transmit Idle Code Enable Register 2	TCICE2	110			
82	Transmit Idle Code Enable Register 3	TCICE3	110			
83	Transmit Idle Code Enable Register 4	TCICE4	111			
84	Receive Idle Code Enable Register 1	RCICE1	111			
85	Receive Idle Code Enable Register 1	RCICE2	111			
86	Receive Idle Code Enable Register 2	RCICE3	112			
87	Receive Idle Code Enable Register 5	RCICE4	112			
88	Receive Channel Blocking Register 1	RCBR1	112			
89	Receive Channel Blocking Register 2	RCBR1	113			
89 8A	Receive Channel Blocking Register 3	RCBR2 RCBR3	<u>113</u> <u>114</u>			
8B	Receive Channel Blocking Register 4	RCBR4	<u>114</u> <u>114</u>			
8C	Transmit Channel Blocking Register 1	TCBR1	114			
		TCBR1 TCBR2				
8D 8E	Transmit Channel Blocking Register 2		<u>114</u>			
8E	Transmit Channel Blocking Register 3	TCBR3	<u>115</u>			
8F	Transmit Channel Blocking Register 4	TCBR4	<u>115</u>			
90	HDLC #1 Transmit Control	HITC	<u>143</u>			
91	HDLC #1 FIFO Control	H1FC	<u>145</u>			
92	HDLC #1 Receive Channel Select 1	H1RCS1	146			

ADDRESS	REGISTER NAME	REGISTER ABBREVIATION	PAGE
94	HDLC #1 Receive Channel Select 3	H1RCS3	<u>146</u>
95	HDLC #1 Receive Channel Select 4	H1RCS4	<u>146</u>
96	HDLC #1 Receive Time Slot Bits/Sa Bits Select	H1RTSBS	<u>147</u>
97	HDLC #1 Transmit Channel Select1	H1TCS1	<u>148</u>
98	HDLC #1 Transmit Channel Select 2	H1TCS2	<u>148</u>
99	HDLC #1 Transmit Channel Select 3	H1TCS3	<u>148</u>
9A	HDLC #1 Transmit Channel Select 4	H1TCS4	<u>148</u>
9B	HDLC #1 Transmit Time Slot Bits/Sa Bits Select	H1TTSBS	<u>149</u>
9C	HDLC #1 Receive Packet Bytes Available	H1RPBA	<u>153</u>
9D	HDLC #1 Transmit FIFO	H1TF	<u>154</u>
9E	HDLC #1 Receive FIFO	H1RF	154
9F	HDLC #1 Transmit FIFO Buffer Available	H1TFBA	153
A0	HDLC #2 Transmit Control	H2TC	143
A1	HDLC #2 FIFO Control	H2FC	145
A2	HDLC #2 Receive Channel Select 1	H2RCS1	146
A3	HDLC #2 Receive Channel Select 2	H2RCS2	146
A4	HDLC #2 Receive Channel Select 3	H2RCS3	146
A5	HDLC #2 Receive Channel Select 4	H2RCS4	146
A6	HDLC #2 Receive Time Slot Bits/Sa Bits Select	H2RTSBS	147
A7	HDLC #2 Transmit Channel Select 1	H2TCS1	148
A8	HDLC #2 Transmit Channel Select 2	H2TCS2	148
A9	HDLC #2 Transmit Channel Select 3	H2TCS3	148
AA	HDLC #2 Transmit Channel Select 4	H2TCS4	148
AB	HDLC #2 Transmit Time Slot Bits/Sa Bits Select	H2TTSBS	149
AC	HDLC #2 Receive Packet Bytes Available	H2RPBA	153
AD	HDLC #2 Transmit FIFO	H2TF	154
AE	HDLC #2 Receive FIFO	H2RF	154
AF	HDLC #2 Transmit FIFO Buffer Available	H2TFBA	153
B0	Extend System Information Bus Control Register 1	ESIBCR1	205
B0 B1	Extend System Information Bus Control Register 1 Extend System Information Bus Control Register 2	ESIBCR2	206
B1 B2	Extend System Information Bus Conder Register 2	ESIB1	207
B2 B3	Extend System Information Bus Register 1	ESIB2	207
<u>B3</u> B4	Extend System Information Bus Register 2	ESIB2	207
B4 B5	Extend System Information Bus Register 5	ESIB4	207
B5 B6	In-Band Code Control Register	IBCC	180
B0 B7	Transmit Code Definition Register 1	TCD1	181
B8	Transmit Code Definition Register 1	TCD2	181
B9	Receive Up Code Definition Register 1	RUPCD1	182
BA	Receive Up Code Definition Register 1	RUPCD2	182
BB	Receive Down Code Definition Register 1	RDNCD1	183
BC	Receive Down Code Definition Register 1 Receive Down Code Definition Register 2	RDNCD1 RDNCD2	<u>185</u> 184
BD BD	In-Band Receive Spare Control Register	RSCC	<u>184</u> 184
BD BE	Receive Spare Code Definition Register 1	RSCD1	185
BF			
C0	Receive Spare Code Definition Register 2	RSCD2 RFDL	<u>185</u>
C0 C1	Receive FDL Register		<u>156</u>
	Transmit FDL Register	TFDL PEDLM1	<u>157</u>
C2	Receive FDL Match Register 1	RFDLM1	<u>156</u>
C3	Receive FDL Match Register 2	RFDLM2	<u>156</u>
C4	Unused. Must be set = 00h for proper operation	— —	
C5	Interleave Bus Operation Control Register	IBOC	200
C6	Receive Align Frame Register	RAF	128
			<u>128</u> <u>130</u>
C7 C8	Receive Nonalign Frame Register Receive Si Align Frame	RNAF RSiAF	

ADDRESS	REGISTER NAME	REGISTER ABBREVIATION	PAGE
C9	Receive Si Nonalign Frame	RSiNAF	<u>131</u>
CA	Receive Remote Alarm Bits	RRA	<u>131</u>
CB	Receive Sa4 Bits	RSa4	<u>132</u>
CC	Receive Sa5 Bits	RSa5	<u>137</u>
CD	Receive Sa6 Bits	RSa6	<u>133</u>
CE	Receive Sa7 Bits	RSa7	<u>133</u>
CF	Receive Sa8 Bits	RSa8	<u>134</u>
D0	Transmit Align Frame Register	TAF	<u>129</u>
D1	Transmit Nonalign Frame Register	TNAF	<u>129</u>
D2	Transmit Si Align Frame	TSiAF	<u>135</u>
D3	Transmit Si Nonalign Frame	TSiNAF	<u>136</u>
D4	Transmit Remote Alarm Bits	TRA	<u>136</u>
D5	Transmit Sa4 Bits	TSa4	<u>137</u>
D6	Transmit Sa5 Bits	TSa5	<u>137</u>
D7	Transmit Sa6 Bits	TSa6	<u>138</u>
D8	Transmit Sa7 Bits	TSa7	138
D9	Transmit Sa8 Bits	TSa8	139
DA	Transmit Sa Bit Control Register	TSACR	140
DB	BERT Alternating Word Count Rate	BAWC	191
DC	BERT Repetitive Pattern Set Register 1	BRP1	192
DD	BERT Repetitive Pattern Set Register 2	BRP2	192
DE	BERT Repetitive Pattern Set Register 3	BRP3	192
DF	BERT Repetitive Pattern Set Register 4	BRP4	192
E0	BERT Control Register 1	BC1	187
E1	BERT Control Register 2	BC2	188
E2	Unused. Must be set = $00h$ for proper operation		_
E3	BERT Bit Count Register 1	BBC1	193
E4	BERT Bit Count Register 2	BBC2	193
E5	BERT Bit Count Register 3	BBC3	193
E6	BERT Bit Count Register 4	BBC4	193
E7	BERT Error Count Register 1	BEC1	194
E8	BERT Error Count Register 2	BEC2	194
E9	BERT Error Count Register 3	BEC3	194
EA	BERT Interface Control Register	BIC	189
EB	Error Rate Control Register	ERC	196
EC	Number Of Errors 1	NOE1	197
ED	Number Of Errors 2	NOE2	197
EE	Number Of Errors Left 1	NOEL1	198
EF	Number Of Errors Left 2	NOEL2	198
F0	Unused. Must be set = $00h$ for proper operation	_	
F1	Pulse Shape Adjustment 1	PSA1	
F2	Pulse Shape Adjustment 2	PSA2	
F3–F9, FA–FF	Unused. Must be set = 00h for proper operation	—	

7. SPECIAL PER-CHANNEL REGISTER OPERATION

Some of the features described in the data sheet that operate on a per-channel basis use a special method for channel selection. The registers involved are the per-channel pointer registers (PCPR) and per-channel data registers 1 to 4 (PCDR1–4). The user selects the function(s) that are to be applied on a per-channel basis by setting the appropriate bit(s) in the PCPR register. The user then writes to the PCDR registers to select the channels for that function. The following is an example of mapping the transmit and receive BERT function to channels 9, 10, 11, 12, 20, and 21:

Write 11h to PCPR Write 00h to PCDR1 Write 0fh to PCDR2 Write 18h to PCDR3 Write 00h to PCDR4

More information about how to use these per-channel features can be found in their respective sections in the data sheet.

Register Name:	PCPR
Register Description:	Per-Channel Pointer Register
Register Address:	28h

Bit #	7	6	5	4	3	2	1	0
Name	RSAOICS	RSRCS	RFCS	BRCS	THSCS	PEICS	TFCS	BTCS
Default	0	0	0	0	0	0	0	0

Bit 0/BERT Transmit Channel Select (BTCS).

Bit 1/Transmit Fractional Channel Select (TFCS).


- Bit 2/Payload Error Insert Channel Select (PEICS).
- Bit 3/Transmit Hardware Signaling Channel Select (THSCS).
- Bit 4/BERT Receive Channel Select (BRCS).
- Bit 5/Receive Fractional Channel Select (RFCS).
- Bit 6/Receive Signaling Reinsertion Channel Select (RSRCS).
- Bit 7/Receive Signaling All Ones Insertion Channel Select (RSAOICS).

Register N Register D Register A	escription:		PCDR1 Per-Channel Data Register 1 29h								
Bit #	7	6	5	4	3	2	1	0			
Name Default	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1			
Deluun	0110	0117	CHO	CIIS	0114	ens	0112	CIII			
Register N Register D Register A	escription:	PCDR Per-Cł 2Ah	2 nannel Data	Register 2							
Bit #	7	6	5	4	3	2	1	0			
Name Default	CH16	CH15	CH14	CH13	CH12	CH11	CH10	СН9			
Register N Register D Register A	escription:	PCDR Per-Cl 2Bh	3 1annel Data	Register 3							
Bit #	7	6	5	4	3	2	1	0			
Name Default	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17			
Register N	lame: Description:	PCDR			CH20	CHI9	CHI8	CHI/			
Bit #	7	6	5	4	3	2	1	0			
Name Default	СН32	CH31	CH30	СН29	CH28	CH27	CH26	CH25			
Delaun	01152	CHUI	01150	01129	01120	U1127	01120	01123			

8. PROGRAMMING MODEL

The DS21455/DS21458 register map is divided into three groups: T1 specific features, E1 specific features, and common features. The typical programming sequence begins with issuing a reset to the device, selecting T1 or E1 operation in the master mode register, enabling T1 or E1 functions, and enabling the common functions. The act of resetting the device automatically clears all configuration and status registers. Therefore, it is not necessary to load unused registers with zeros.

Figure 8-1. Programming Sequence



8.1 Power-Up Sequence

The DS21455/DS21458 contain an on-chip power-up reset function, which automatically clears the writeable register space immediately after power is supplied to the device. The user can issue a chip reset at any time. Issuing a reset will disrupt traffic until the device is reprogrammed. The reset can be issued through hardware using the TSTRST pin or through software using the SFTRST function in the master mode register. The LIRST (LIC2.6) should be toggled from zero to one to reset the line interface circuitry. (It will take the DS21455/DS21458 about 40ms to recover from the LIRST bit being toggled.) Finally, after the TSYSCLK and RSYSCLK inputs are stable, the receive and transmit elastic stores should be reset (this step can be skipped if the elastic stores are disabled).

8.1.1 Master Mode Register

Register Name: Register Description: Register Address:			MSTRREG Master Mode Register 00h						
Bit #	7	6	5	4	3	2	1	0	
Name	—	_			TEST1	TEST0	T1/E1	SFTRST	
Default	0	0	0	0	0	0	0	0	

Bit 0/Software Issued Reset (SFTRST).

A 0 to 1 transition causes the register space to be cleared. A reset clears all configuration and status registers. The bit automatically clears itself when the reset has completed.

Bit 1/Operating Mode (T1/E1).

Used to select the operating mode of the framer/formatter (digital) portion of the DS21455. The operating mode of the LIU must also be programmed.

0 = T1 operation

1 = E1 operation

Bits 2, 3/Test Mode Bits (TEST0, TEST1).

Test modes are used to force the output pins of the DS21455 into known states. This can facilitate the checkout of assemblies during the manufacturing process and also be used to isolate devices from shared buses.

TEST1	TEST0	EFFECT ON OUTPUT PINS
0	0	Operate normally
0	1	Force all output pins into tri-state (including all I/O pins and parallel port pins)
1	0	Force all output pins low (including all I/O pins except parallel port pins)
1	1	Force all output pins high (including all I/O pins except parallel port pins)

Bits 4–7/Unused, must be set to zero for proper operation.

8.2 Interrupt Handling

Various alarms, conditions, and events in the DS21455/DS21458 can cause interrupts. For simplicity, these are all referred to as events in this explanation. All STATUS registers can be programmed to produce interrupts. Each status register has an associated interrupt mask register. For example, SR1 (Status Register 1) has an interrupt control register called IMR1 (Interrupt Mask Register 1). Status registers are the only sources of interrupts. On power-up, all writeable registers are automatically cleared. Since bits in the IMRx registers have to be set = 1 to allow a particular event to cause an interrupt, no interrupts can occur until the host selects which events are to product interrupts. Since there are potentially many sources of interrupts, several features are available to help sort out and identify which event is causing an interrupt. When an interrupt occurs, the host should first read the IIR1, IIR2, and IIR3 registers (interrupt information registers) to identify which status register(s) is producing the interrupt. Once that is determined, the individual status register or registers can be examined to determine the exact source. In eight port configurations, two DS21455/DS21458s can be connected together via the 3-wire ESIB feature. This allows all eight transceivers to be interrogated by a single CPU port read cycle. The host can determine the synchronization status or interrupt status of eight devices with a single read. The ESIB feature also allows the user to select from various events to be examined via this method. For more information, see the ESIB section in this data sheet.

Once an interrupt has occurred, the interrupt handler routine should clear the IMRx registers to stop further activity on the interrupt pin. After all interrupts have been determined and processed, the interrupt hander routine should restore the state of the IMRx registers.

8.3 Status Registers

When a particular event or condition has occurred (or is still occurring in the case of conditions), the appropriate bit in a status register will be set to a one. All of the status registers operate in a latched fashion, which means that if an event or condition occurs a bit is set to a one. It will remain set until the user reads that bit. An event bit will be cleared when it is read and it will not be set again until the event has occurred again. Condition bits such as RBL, RLOS, etc., will remain set if the alarm is still present.

The user will always proceed a read of any of the status registers with a write. The byte written to the register will inform the DS21455/DS21458 which bits the user wishes to read and have cleared. The user will write a byte to one of these registers, with a one in the bit positions he or she wishes to read and a zero in the bit positions he or she does not wish to obtain the latest information on. When a one is written to a bit location, the read register will be updated with the latest information. When a zero is written to a bit position, the read register will not be updated and the previous value will be held. A write to the status registers will be immediately followed by a read of the same register. This write-read scheme allows an external microcontroller or microprocessor to individually poll certain bits without disturbing the other bits in the register. This operation is key in controlling the DS21455/DS21458 with higher-order languages.

Status register bits are divided into two groups, condition bits and event bits. Condition bits are typically network conditions such as loss of sync, or all ones detect. Event bits are typically markers such as the one-second timer, elastic store slip, etc. Each status register bit is labeled as a condition or event bit. Some of the status registers have bits for both the detection of a condition and the clearance of the condition. For example, SR2 has a bit that is set when the device goes into a loss of sync state (SR2.0, a condition bit) and a bit that is set (SR2.4, an event bit) when the loss of sync condition clears (goes in sync). Some of the status register bits (condition bits) do not have a separate bit for the "condition clear" event but rather the status bit can produce interrupts on both edges, setting, and clearing. These bits are marked as "double interrupt bits." An interrupt will be produced when the condition occurs and when it clears.

8.4 Information Registers

Information registers operate the same as status registers except they cannot cause interrupts. They are all latched except for INFO7 and some of the bits in INFO5 and INFO6. INFO7 register is a read only register and it reports the status of the E1 synchronizer in real time. INFO7 and some of the bits in INFO6 and INFO5 are not latched and it is not necessary to precede a read of these bits with a write.

8.5 Interrupt Information Registers

The Interrupt Information Registers provide an indication of which Status Registers (SR1 through SR9) are generating an interrupt. When an interrupt occurs, the host can read IIR1 and IIR2 to quickly identify which of the 9 status registers are causing the interrupt.

Register D	Register Name: Register Description: Register Address:		IIR1 Interrupt Information Register 1 14h						
Bit #	7	6	5	4	3	2	1	0	
Name	SR8	SR7	SR6	SR5	SR4	SR3	SR2	SR1	
Default	0	0	0	0	0	0	0	0	
Register Name: Register Description: Register Address:		IIR2 Interre 15h	upt Informa	tion Registe	er 2				
Bit #	7	6	5	4	3	2	1	0	
Name								SR9	
Default	0	0	0	0	0	0	0	0	

9. CLOCK MAP

Figure 9-1 shows the clock map of the DS21455/DS21458. The routing for the transmit and receive clocks are shown for the various loopback modes and jitter attenuator positions. Although there is only one jitter attenuator, which can be placed in the receive or transmit path, two are shown for simplification and clarity.





Figure 9-1. Clock Map



The TCLK MUX is dependent on the state of the TCSS0 and TCSS1 bits in the LIC1 register and the state of the TCLK pin.

TCSS1	TCSS0	TRANSMIT CLOCK SOURCE
0	0	The TCLK pin (C) is always the source of Transmit Clock.
0	1	Switch to the recovered clock (B) when the signal at the TCLK pin fails to transition after 1 channel time.
1	0	Use the scaled signal (A) derived from MCLK as the Transmit Clock. The TCLK pin is ignored.
1	1	Use the recovered clock (B) as the Transmit Clock. The TCLK pin is ignored.

10. T1 FRAMER/FORMATTER CONTROL REGISTERS

The T1 framer portion of the DS21455/DS21458 is configured via a set of nine control registers. Typically, the control registers are only accessed when the system is first powered up. Once the device has been initialized, the control registers will only need to be accessed when there is a change in the system configuration. There are two receive-control registers (T1RCR1 and T1RCR2), two transmit control registers (T1TCR1 and T1TCR2), and a common control register (T1CCR1). Each of these registers is described in this section.

10.1 T1 Control Registers

Register Name:	T1RCR1
Register Description:	T1 Receive Control Register 1
Register Address:	03h

Bit #	7	6	5	4	3	2	1	0
Name	_	ARC	OOF1	OOF2	SYNCC	SYNCT	SYNCE	RESYNC
Default	0	0	0	0	0	0	0	0

Bit 0/Resynchronize (RESYNC). When toggled from low to high, a resynchronization of the receive side framer is initiated. Must be cleared and set again for a subsequent resync.

Bit 1/Sync Enable (SYNCE).

0 = auto resync enabled

1 = auto resync disabled

Bit 2/Sync Time (SYNCT).

0 = qualify 10 bits

1 = qualify 24 bits

Bit 3/Sync Criteria (SYNCC).

In D4 Framing Mode: 0 = search for Ft pattern, then search for Fs pattern 1 = cross couple Ft and Fs pattern **In ESF Framing Mode:** 0 = search for FPS pattern only

1 =search for FPS and verify with CRC6

Bits 4 to 5/Out-of-Frame Select Bits (OOF2, OOF1).

OOF2	OOF1	OUT-OF-FRAME CRITERIA
0	0	2/4 frame bits in error
0	1	2/5 frame bits in error
1	0	2/6 frame bits in error
1	1	2/6 frame bits in error

Bit 6/Auto Resync Criteria (ARC).

0 = resync on OOF or RCL event

1 = resync on OOF only

Bit 7/Unused, must be set to zero for proper operation.

Register Name:	T1RCR2
Register Description:	T1 Receive Control Register 2
Register Address:	04h

Bit #	7	6	5	4	3	2	1	0
Name		RFM	RB8ZS	RSLC96	RZSE	RZBTSI	RJC	RD4YM
Default	0	0	0	0	0	0	0	0

Bit 0/Receive Side D4 Yellow Alarm Select (RD4YM).

0 =zeros in bit 2 of all channels

1 = a one in the S-bit position of frame 12 (J1 Yellow Alarm Mode)

Bit 1/Receive Japanese CRC6 Enable (RJC).

0 = use ANSI/AT&T/ITU CRC6 calculation (normal operation)

1 = use Japanese standard JT–G704 CRC6 calculation

Bit 2/Receive Side ZBTSI Support Enable (RZBTSI). Allows ZBTSI information to be output on RLINK pin.

0 = ZBTSI disabled

1 = ZBTSI enabled

Bit 3/Receive FDL Zero Destuffer Enable (RZSE). Set this bit to zero if using the internal HDLC/BOC controller instead of the legacy support for the FDL. See Legacy FDL Support (T1 Mode) for details.

0 =zero destuffer disabled

1 =zero destuffer enabled

Bit 4/Receive SLC-96 Enable (RSLC96). Only set this bit to a one in SLC-96 framing applications. See D4/SLC-96 Operation for details.

0 = SLC-96 disabled 1 = SLC-96 enabled

Bit 5/Receive B8ZS Enable (RB8ZS).

- 0 = B8ZS disabled
- 1 = B8ZS enabled

Bit 6/Receive Frame Mode Select (RFM).

- 0 = D4 framing mode
- 1 = ESF framing mode

Bit 7/Unused, must be set to zero for proper operation.

Register Name:	T1TCR1
Register Description:	T1 Transmit Control Register 1
Register Address:	05h

Bit #	7	6	5	4	3	2	1	0
Name	TJC	TFPT	TCPT	TSSE	GB7S	TFDLS	TBL	TYEL
Default	0	0	0	0	0	0	0	0

Bit 0/Transmit Yellow Alarm (TYEL).

0 = do not transmit yellow alarm

1 = transmit yellow alarm

Bit 1/Transmit Blue Alarm (TBL).

0 = transmit data normally

1 = transmit an unframed all one's code at TPOS and TNEG

Bit 2/TFDL Register Select (TFDLS).

0 = source FDL or Fs bits from the internal TFDL register (legacy FDL support mode)

1 = source FDL or Fs bits from the internal HDLC controller or the TLINK pin

Bit 3/Global Bit 7 Stuffing (GB7S).

0 = allow the SSIEx registers to determine which channels containing all zeros are to be Bit 7 stuffed

1 = force Bit 7 stuffing in all zero byte channels regardless of how the SSIEx registers are programmed

Bit 4/Transmit Software Signaling Enable (TSSE).

0 = do not source signaling data from the TSx registers regardless of the SSIEx registers. The SSIEx registers still define which channels are to have B7 stuffing preformed

1 = source signaling data as enabled by the SSIEx registers

Bit 5/Transmit CRC Pass Through (TCPT).

0 = source CRC6 bits internally

1 = CRC6 bits sampled at TSER during F-bit time

Bit 6/Transmit F-Bit Pass Through (TFPT).

- 0 = F bits sourced internally
- 1 = F bits sampled at TSER

Bit 7/Transmit Japanese CRC6 Enable (TJC).

0 = use ANSI/AT&T/ITU CRC6 calculation (normal operation)

1 = use Japanese standard JT–G704 CRC6 calculation

Register Name:	T1TCR2
Register Description:	T1 Transmit Control Register 2
Register Address:	06h

Bit #	7	6	5	4	3	2	1	0
Name	TB8ZS	TSLC96	TZSE	FBCT2	FBCT1	TD4YM	TZBTSI	TB7ZS
Default	0	0	0	0	0	0	0	0

Bit 0/Transmit Side Bit 7 Zero Suppression Enable (TB7ZS).

0 = no stuffing occurs

1 = Bit 7 force to a one in channels with all zeros

Bit 1/Transmit Side ZBTSI Support Enable (TZBTSI). Allows ZBTSI information to be input on TLINK pin.

0 = ZBTSI disabled

1 = ZBTSI enabled

Bit 2/Transmit Side D4 Yellow Alarm Select (TD4YM).

0 =zeros in bit 2 of all channels

1 = a one in the S-bit position of frame 12

Bit 3/F-Bit Corruption Type 1. (FBCT1). A low-to-high transition of this bit causes the next three consecutive Ft (D4 framing mode) or FPS (ESF framing mode) bits to be corrupted, causing the remote end to experience a loss of synchronization.

Bit 4/F-Bit Corruption Type 2. (FBCT2). Setting this bit high enables the corruption of one Ft (D4 framing mode) or FPS (ESF framing mode) bit in every 128 Ft or FPS bits as long as the bit remains set.

Bit 5/Transmit FDL Zero Stuffer Enable (TZSE). Set this bit to zero if using the internal HDLC controller instead of the legacy support for the FDL. See *I/O Pin Configuration Options* for details.

0 =zero stuffer disabled

1 =zero stuffer enabled

Bit 6/Transmit SLC-96/Fs-Bit Insertion Enable (TSLC96). Only set this bit to a one in D4 framing and SLC-96 applications. Must be set to one to source the Fs pattern from the TFDL register. See D4/SLC-96 Operation for details. 0 = SLC-96/Fs-bit insertion disabled

1 = SLC - 96/Fs-bit insertion enabled

Bit 7/Transmit B8ZS Enable (TB8ZS).

- 0 = B8ZS disabled
- 1 = B8ZS enabled

Register Name: Register Description:		T1CCR1 T1 Common Control Register 1							
Register A	1	07h							
D:4 #	7	(5	4	2				

Bit #	7	6	5	4	3	2	1	0
Name				TRAI-CI	TAIS-CI	TFM	PDE	TLOOP
Default	0	0	0	0	0	0	0	0

Bit 0/Transmit Loop Code Enable (TLOOP). See Programmable In-Band Loop Codes Generation and Detection for details.

0 = transmit data normally

1 = replace normal transmitted data with repeating code as defined in registers TCD1 and TCD2

Bit 1/Pulse Density Enforcer Enable (PDE). The framer always examines both the transmit and receive data streams for violations of the following rules, which are required by ANSI T1.403: no more than 15 consecutive zeros and at least N ones in each and every time window of $8 \times (N + 1)$ bits where N = 1 through 23. Violations for the transmit and receive data streams are reported in the INFO1.6 and INFO1.7 bits respectively. When this bit is set to one, the device will force the transmitted stream to meet this requirement no matter the content of the transmitted stream. When running B8ZS, this bit should be set to zero since B8ZS encoded data streams cannot violate the pulse density requirements.

0 = disable transmit pulse density enforcer

1 = enable transmit pulse density enforcer

Bit 2/Transmit Frame Mode Select (TFM).

0 = D4 framing mode

1 = ESF framing mode

Bit 3/Transmit AIS-CI Enable (TAIS-CI). Setting this bit and the TBL bit (T1TCR1.1) causes the AIS-CI code to be transmitted at TPOSO and TNEGO, as defined in ANSI T1.403.

0 =do not transmit the AIS-CI code

1 = transmit the AIS-CI code (T1TCR1.1 must also be set = 1)

Bit 4/Transmit RAI-CI Enable (TRAI-CI). Setting this bit causes the ESF RAI-CI code to be transmitted in the FDL bit position.

0 = do not transmit the ESF RAI-CI code

1 = transmit the ESF RAI-CI code

Bit 5/Unused, must be set to zero for proper operation.

Bit 6/Unused, must be set to zero for proper operation.

Bit 7/Unused, must be set to zero for proper operation.

10.2 T1 Transmit Transparency

The software-signaling insertion-enable registers, SSIE1–SSIE4, can be used to select signaling insertion from the transmit-signaling registers, TS1–TS12, on a per-channel basis. Setting a bit in the SSIEx register allows signaling data to be sourced from the signaling registers for that channel.

In transparent mode, bit 7 stuffing and/or robbed-bit signaling is prevented from overwriting the data in the channels. If a DS0 is programmed to be clear, no robbed-bit signaling will be inserted nor will the channel have bit 7 stuffing performed. However, in the D4 framing mode, bit 2 will be overwritten by a zero when a yellow alarm is transmitted. Also, the user has the option to globally override the SSIEx registers from determining which channels are to have bit 7 stuffing performed. If the T1TCR1.3 and T1TCR2.0 bits are set to one, then all 24 T1 channels will have bit 7 stuffing performed on them, regardless of how the SSIEx registers are programmed. In this manner, the SSIEx registers are only affecting channels that are to have robbed-bit signaling inserted into them.

10.3 AIS-CI and RAI-CI Generation and Detection

The DS21455/DS21458 can transmit and detect the RAI-CI and AIS-CI codes in T1 mode. These codes are compatible with and do not interfere with the standard RAI (Yellow) and AIS (Blue) alarms. These codes are defined in ANSI T1.403.

The AIS-CI code (alarm indication signal-customer installation) is the same for both ESF and D4 operation. Setting the TAIS-CI bit in the T1CCR1 register and the TBL bit in the T1TCR1 register causes the DS21455/DS21458 to transmit the AIS-CI code. The RAIS-CI status bit in the SR4 register indicates the reception of an AIS-CI signal.

The RAI-CI (remote alarm indication-customer installation) code for T1 ESF operation is a special form of the ESF Yellow Alarm (an unscheduled message). Setting the RAIS-CI bit in the T1CCR1 register causes the DS21455/DS21458 to transmit the RAI-CI code. The RAI-CI code causes a standard Yellow Alarm to be detected by the receiver. When the host processor detects a Yellow Alarm, it can then test the alarm for the RAI-CI state by checking the BOC detector for the RAI-CI flag. That flag is a 011111 code in the 6-bit BOC message.

The RAI-CI code for T1 D4 operation is a 10001011 flag in all 24 time slots. To transmit the RAI-CI code the host sets all 24 channels to idle with a 10001011 idle code. Since this code meets the requirements for a standard T1 D4 Yellow Alarm, the host can use the receive channel monitor function to detect the 100001011 code whenever a standard Yellow Alarm is detected.

10.4 T1 Receive-Side Digital-Milliwatt Code Generation

Receive-side digital-milliwatt code generation involves using the receive digital-milliwatt registers (T1RDMR1/2/3) to determine which of the 24 T1 channels of the T1 line going to the backplane should be overwritten with a digital-milliwatt pattern. The digital-milliwatt code is an 8-byte repeating pattern that represents a 1kHz sine wave (1E/0B/0B/1E/9E/8B/8B/9E). Each bit in the T1RDMRx registers represents a particular channel. If a bit is set to a one, then the receive data in that channel will be replaced with the digital-milliwatt code. If a bit is set to zero, no replacement occurs.

Register Name:	T1RDMR1
Register Description:	T1 Receive Digital-Milliwatt Enable Register 1
Register Address:	0Ch
8	

Bit #	7	6	5	4	3	2	1	0
Name	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Receive Digital-Milliwatt Enable for Channels 1 to 8 (CH1 to CH8).

0 = do not affect the receive data associated with this channel

1 = replace the receive data associated with this channel with digital-milliwatt code

Register Name:	T1RDMR2
Register Description:	T1 Receive Digital-Milliwatt Enable Register 2
Register Address:	0Dh

Bit #	7	6	5	4	3	2	1	0
Name	CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Receive Digital Milliwatt Enable for Channels 9 to 16 (CH9 to CH16).

0 = do not affect the receive data associated with this channel

1 = replace the receive data associated with this channel with digital-milliwatt code

Register Name:	T1RDMR3
Register Description:	T1 Receive Digital-Milliwatt Enable Register 3
Register Address:	0Eh
-	

Bit #	7	6	5	4	3	2	1	0
Name	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Receive Digital-Milliwatt Enable for Channels 17 to 24 (CH17 to CH24).

0 =do not affect the receive data associated with this channel

1 = replace the receive data associated with this channel with digital-milliwatt code

10.5 T1 Information Register

Register Name:	INFO1
Register Description:	Information Register 1
Register Address:	10h

Bit #	7	6	5	4	3	2	1	0
Name	RPDV	TPDV	COFA	8ZD	16ZD	SEFE	B8ZS	FBE
Default	0	0	0	0	0	0	0	0

Bit 0/Frame Bit Error Event (FBE). Set when a Ft (D4) or FPS (ESF) framing bit is received in error.

Bit 1/B8ZS Codeword Detect Event (B8ZS). Set when a B8ZS codeword is detected at RPOS and RNEG independent of whether the B8ZS mode is selected or not via T1TCR2.7. Useful for automatically setting the line coding.

Bit 2/Severely Errored Framing Event (SEFE). Set when two out of six framing bits (Ft or FPS) are received in error.

Bit 3/Sixteen Zero Detect Event (16ZD). Set when a string of at least 16 consecutive zeros (regardless of the length of the string) have been received at RPOSI and RNEGI.

Bit 4/Eight Zero Detect Event (8ZD). Set when a string of at least eight consecutive zeros (regardless of the length of the string) have been received at RPOSI and RNEGI.

Bit 5/Change of Frame Alignment Event (COFA). Set when the last resync resulted in a change of frame or multiframe alignment.

Bit 6/Transmit Pulse Density Violation Event (TPDV). Set when the transmit data stream does not meet the ANSI T1.403 requirements for pulse density.

Bit 7/Receive Pulse Density Violation Event (RPDV). Set when the receive data stream does not meet the ANSI T1.403 requirements for pulse density.

ALARM	SET CRITERIA	CLEAR CRITERIA
Blue Alarm (AIS) (Note 1)	Over a 3ms window, five or fewer	Over a 3ms window, six or more zeros are
	zeros are received	received
Yellow Alarm (RAI)		
D4 Bit-2 Mode (T1RCR2.0 = 0)	Bit 2 of 256 consecutive channels is set to zero for at least 254 occurrences	Bit 2 of 256 consecutive channels is set to zero for less than 254 occurrences
D4 12th F-bit Mode (T1RCR2.0 = 1; this mode is also referred to as the "Japanese Yellow Alarm")	12th framing bit is set to one for two consecutive occurrences	12th framing bit is set to zero for two consecutive occurrences
ESF Mode	16 consecutive patterns of 00FF appear in the FDL	14 or fewer patterns of 00FF hex out of 16 possible appear in the FDL
Red Alarm (LRCL) (Also referred to as Loss of Signal)	192 consecutive zeros are received	14 or more ones out of 112 possible bit positions are received, starting with the first one received

Table 10-1. T1 Alarm Criteria

Note 1: The definition of blue alarm (or alarm indication signal) is an unframed, all-ones signal. Blue alarm detectors should be able to operate properly in the presence of a 10E-3 error rate, and they should not falsely trigger on a framed, all-ones signal. The blue alarm criteria in the DS21455/DS21458 have been set to achieve this performance. It is recommended that the RBL bit be qualified with the RLOS bit.

Note 2: ANSI specifications use a different nomenclature than this data sheet does; the following terms are equivalent:

RBL = AIS RCL = LOS RLOS = LOF RYEL = RAI

11. E1 FRAMER/FORMATTER CONTROL REGISTERS

The E1 framer portion of the DS21455/DS21458 is configured via a set of four control registers. Typically, the control registers are only accessed when the system is first powered up. Once the device has been initialized, the control registers will only need to be accessed when there is a change in the system configuration. There are two receive control registers (E1RCR1 and E1RCR2) and two transmit control registers (E1TCR1 and E1TCR2). There are also four status and information registers. Each of these eight registers is described in this section.

11.1 E1 Control Registers

Register Name:	E1RCR1
Register Description:	E1 Receive Control Register 1
Register Address:	33h

Bit #	7	6	5	4	3	2	1	0
Name	RSERC	RSIGM	RHDB3	RG802	RCRC4	FRC	SYNCE	RESYNC
Default	0	0	0	0	0	0	0	0

Bit 0/Resync (RESYNC). When toggled from low to high, a resync is initiated. Must be cleared and set again for a subsequent resync.

Bit 1/Sync Enable (SYNCE).

- 0 = auto resync enabled
- 1 = auto resync disabled

Bit 2/Frame Resync Criteria (FRC).

0 = resync if FAS received in error 3 consecutive times

1 = resync if FAS or bit 2 of non-FAS is received in error three consecutive times

Bit 3/Receive CRC-4 Enable (RCRC4).

- 0 = CRC-4 disabled
- 1 = CRC-4 enabled

Bit 4/Receive G.802 Enable (RG802). See the Signaling Operation section for details.

- 0 =do not force RCHBLK high during bit 1 of time slot 26
- 1 =force RCHBLK high during bit 1 of time slot 26

Bit 5/Receive HDB3 Enable (RHDB3).

- 0 = HDB3 disabled
- 1 = HDB3 enabled

Bit 6/Receive Signaling Mode Select (RSIGM).

0 = CAS signaling mode

1 = CCS signaling mode

Bit 7/RSER Control (RSERC).

0 = allow RSER to output data as received under all conditions

1 =force RSER to one under loss-of-frame alignment conditions

FRAME OR MULTIFRAME LEVEL	SYNC CRITERIA	RESYNC CRITERIA	ITU SPEC.
FAS	FAS present in frame N and N + 2, and FAS not present in frame N + 1	Three consecutive incorrect FAS received Alternate: (E1RCR1.2 = 1) The above criteria is met or three consecutive incorrect bit 2 of non- FAS received.	G.706 4.1.1 4.1.2
CRC-4	Two valid MF alignment words found within 8ms	915 or more CRC-4 codewords out of 1000 received in error	G.706 4.2 and 4.3.2
CAS	Valid MF alignment word found and previous time slot 16 contains code other than all zeros	Two consecutive MF alignment words received in error	G.732 5.2

Table 11-1. E1 Sync/Resync Criteria

Register Name:	E1RCR2
Register Description:	E1 Receive Control Register 2
Register Address:	34h

Bit #	7	6	5	4	3	2	1	0
Name	Sa8S	Sa7S	Sa6S	Sa5S	Sa4S	_	_	RCLA
Default	0	0	0	0	0	0	0	0

Bit 0/Receive Carrier Loss (RCL) Alternate Criteria (RCLA). Defines the criteria for a Receive Carrier Loss condition for both the framer and Line Interface (LIU)

0 = RCL declared upon 255 consecutive zeros (125µs)

1 = RCL declared upon 2048 consecutive zeros (1ms)

Bit 1/Unused, must be set to zero for proper operation.

Bit 2/Unused, must be set to zero for proper operation.

Bit 3/Sa4-Bit Select (Sa4S). Set to one to have RLCLK pulse at the Sa4-bit position; set to zero to force RLCLK low during Sa4-bit position. See the *Functional Timing Diagrams* section for details.

Bit 4/Sa5-Bit Select (Sa5S). Set to one to have RLCLK pulse at the Sa5-bit position; set to zero to force RLCLK low during Sa5-bit position. See the *Functional Timing Diagrams* section for details.

Bit 5/Sa6-Bit Select (Sa6S). Set to one to have RLCLK pulse at the Sa6-bit position; set to zero to force RLCLK low during Sa6-bit position. See the *Functional Timing Diagrams* section for details.

Bit 6/Sa7-Bit Select (Sa7S). Set to one to have RLCLK pulse at the Sa7-bit position; set to zero to force RLCLK low during Sa7-bit position. See the *Functional Timing Diagrams* section for details.

Bit 7/Sa8-Bit Select (Sa8S). Set to one to have RLCLK pulse at the Sa8-bit position; set to zero to force RLCLK low during Sa8-bit position. See the *Functional Timing Diagrams* section for details.

Register Name:	E1TCR1
Register Description:	E1 Transmit Control Register 1
Register Address:	35h

Bit #	7	6	5	4	3	2	1	0
Name	TFPT	T16S	TUA1	TSiS	TSA1	THDB3	TG802	TCRC4
Default	0	0	0	0	0	0	0	0

Bit 0/Transmit CRC-4 Enable (TCRC4).

0 = CRC-4 disabled

1 = CRC-4 enabled

Bit 1/Transmit G.802 Enable (TG802). See the Functional Timing Diagrams section for details.

0 =do not force TCHBLK high during bit 1 of time slot 26

1 = force TCHBLK high during bit 1 of time slot 26

Bit 2/Transmit HDB3 Enable (THDB3).

0 = HDB3 disabled

1 = HDB3 enabled

Bit 3/Transmit Signaling All Ones (TSA1).

0 = normal operation

1 = force time slot 16 in every frame to all ones

Bit 4/Transmit International Bit Select (TSiS).

0 = sample Si bits at TSER pin

1 = source Si bits from TAF and TNAF registers (in this mode, E1TCR1.7 must be set to zero)

Bit 5/Transmit Unframed All Ones (TUA1).

0 = transmit data normally

1 = transmit an unframed all one's code at TPOSO and TNEGO

Bit 6/Transmit Time Slot 16 Data Select (T16S). See the Transmit Signaling section for details.

0 = time slot 16 determined by the SSIEx registers and the THSCS function in the PCPR register

1 = source time slot 16 from TS1 to TS16 registers

Bit 7/Transmit Time Slot 0 Pass Through (TFPT).

0 = FAS bits/Sa bits/Remote Alarm sourced internally from the TAF and TNAF registers

1 = FAS bits/Sa bits/Remote Alarm sourced from TSER

0

ARA

0

1

AAIS

0

0

Register N		E1TCI			•				
Register D Register A	escription: ddress:	ET Tra 36h	E1 Transmit Control Register 2 36h						
Bit #	7	6	5	4	3	2			
Name	Sa8S	Sa7S	Sa6S	Sa5S	Sa4S	AEBE	Γ		

0

0

Bit 0/Automatic	• Remote Alarm	Generation (ARA).	

0

0 = disabled

0

1 = enabled

Default

Bit 1/Automatic AIS Generation (AAIS).

0 = disabled

1 = enabled

Bit 2/Automatic E-Bit Enable (AEBE).

0 = E-bits not automatically set in the transmit direction

1 = E-bits automatically set in the transmit direction

Bit 3/Sa4-Bit Select (Sa4S). Set to one to source the Sa4 bit from the TLINK pin; set to zero to not source the Sa4 bit. See the *Functional Timing Diagrams* section for details.

0

Bit 4/Sa5-Bit Select (Sa5S). Set to one to source the Sa5 bit from the TLINK pin; set to zero to not source the Sa5 bit. See the *Functional Timing Diagrams* section for details.

Bit 5/Sa6-Bit Select (Sa6S). Set to one to source the Sa6 bit from the TLINK pin; set to zero to not source the Sa6 bit. See the *Functional Timing Diagrams* section for details.

Bit 6/Sa7-Bit Select (Sa7S). Set to one to source the Sa7 bit from the TLINK pin; set to zero to not source the Sa7 bit. See the *Functional Timing Diagrams* section for details.

Bit 7/Sa8-Bit Select (Sa8S). Set to one to source the Sa8 bit from the TLINK pin; set to zero to not source the Sa8 bit. See the *Functional Timing Diagrams* section for details.

11.2 Automatic Alarm Generation

The device can be programmed to automatically transmit AIS or remote alarm.

11.2.1 Auto AIS

When automatic AIS generation is enabled (E1TCR2.1 = 1), the device monitors the receive side framer to determine if any of the following conditions are present: loss of receive frame synchronization, AIS alarm (all ones) reception, or loss of receive carrier (or signal). If any one (or more) of the above conditions is present, then the framer will either force an AIS or remote alarm.

11.2.2 Auto RAI

When automatic RAI generation is enabled (E1TCR2.0 = 1), the framer monitors the receive side to determine if any of the following conditions are present: loss of receive frame synchronization, AIS alarm (all ones) reception, or loss of receive carrier (or signal) or if CRC-4 multiframe synchronization cannot be found within 128ms of FAS synchronization (if CRC-4 is enabled). If any one (or more) of the above conditions is present, then the framer will transmit a RAI alarm. RAI generation conforms to ETS 300 011 specifications and a constant remote alarm will be transmitted if the DS21455/DS21458 cannot find CRC-4 multiframe synchronization within 400ms as per G.706.

Note: It is an illegal state to have both automatic AIS generation and automatic remote alarm generation enabled at the same time.

11.2.3 Auto E-Bit

When automatic E-Bit generation is enabled (E1TCR2.2 = 1), and the transmitter is in CRC-4 mode, the transmitter will automatically set the E-Bit according to the following.

CONDITION	E-BIT STATE
Receive CRC-4 disabled	0
Receive CRC-4 enabled but not synchronized	0
Receive CRC-4 enabled, Synchronized, with CRC Sub Multiframe codeword error	0
Receiver synchronized in CRC-4 mode with no CRC Sub Multiframe codeword errors	1

Table 11-2. Auto E-Bit Conditions

11.2.4 G.706 CRC-4 Interworking

G.706 Specifies a method to allow automatic interworking between equipment with and without CRC-4 capability. When basic frame alignment is established the device begins searching for the CRC-4 alignment pattern. If after 8ms the CRC-4 alignment is not found, it is assumed that frame alignment was invalid and the device returns to the basic frame alignment search to establish new frame alignment. After the new frame alignment is established the device starts a new 8ms search period for CRC-4 alignment. If CRC-4 alignment is found, the device starts CRC-4 performance monitoring and setting of the transmitted E-bits according to G.706. (See the *Auto E-bit* section.) If CRC-4 alignment is not achieved the device continues to return to the basic frame alignment procedure followed by an 8ms search period for CRC-4. This process continues for 400ms. At the end of this 400ms period, it is assumed that the far end equipment is non-CRC-4, the search for CRC-4 alignment is terminated and the E-bits transmitter toward the far end equipment are set continuously = 0. The DS21455/DS21458 provide a flexible method for implementing this procedure. Once the device is put into the receive CRC-4 mode, a counter begins to run. The user can access this counter via Information Register 7.

ASRC

11.3 E1 Information Registers

Register N Register D Register A	escription:	INFO3 Information Register 3 12h						
Bit #	7	6	5	4	3	2	1	
Name						CRCRC	FASRC	C.
Default	0	0	0	0	0	0	0	

Bit 0/CAS Resync Criteria Met Event (CASRC). Set when two consecutive CAS MF alignment words are received in error. (**Note:** During a CRC resync the FAS synchronizer is brought online to verify the FAS alignment. If during this process a FAS emulator exists, the FAS synchronizer may temporarily align to the emulator. The FASRC will go active indicating a search for a valid FAS has been activated.)

Bit 1/FAS Resync Criteria Met Event (FASRC. Set when three consecutive FAS words are received in error.

Bit 2/CRC Resync Criteria Met Event (CRCRC). Set when 915/1000 codewords are received in error.

Register Name:INFO7Register Description:Information Register 7 (Real Time)Register Address:30h								
Bit #	7	6	5	4	3	2	1	0
Name	CSC5	CSC4	CSC3	CSC2	CSC0	FASSA	CASSA	CRC4SA
Default	0	0	0	0	0	0	0	0

Bit 0/CRC-4 MF Sync Active (CRC4SA). Set while the synchronizer is searching for the CRC-4 MF alignment word.

Bit 1/CAS MF Sync Active (CASSA). Set while the synchronizer is searching for the CAS MF alignment word.

Bit 2/FAS Sync Active (FASSA). Set while the synchronizer is searching for alignment at the FAS level.

Bit 3 to 7/CRC-4 Sync Counter Bits (CSC0 and CSC2 to CSC4). The CRC-4 sync counter increments each time the 8ms-CRC-4 multiframe search times out. The counter is cleared when the framer has successfully obtained synchronization at the CRC-4 level. The counter can also be cleared by disabling the CRC-4 mode (E1RCR1.3 = 0). This counter is useful for determining the amount of time the framer has been searching for synchronization at the CRC-4 level. ITU G.706 suggests that if synchronization at the CRC-4 level cannot be obtained within 400ms, then the search should be abandoned and proper action taken. The CRC-4 sync counter will rollover. CSC0 is the LSB of the 6-bit counter. (**Note:** The second LSB, CSC1, is not accessible. CSC1 is omitted to allow resolution to >400ms using 5 bits.)

Table 11-3. E1 Alarm Criteria

ALARM	SET CRITERIA	CLEAR CRITERIA	ITU SPEC.
RLOS	An RLOS condition exists on power-up prior to initial synchronization, when a resync criteria has been met, or when a manual resync has been initiated via E1RCR1.0		
RCL	255 or 2048 consecutive zeros received as determined by E1RCR2.0	In 255-bit times, at least 32 ones are received	G.775/G.962
RRA	Bit 3 of non-align frame set to one for three consecutive occasions	Bit 3 of nonalign frame set to zero for three consecutive occasions	O.162 2.1.4
RUA1	Fewer than three zeros in two frames (512 bits)	More than two zeros in two frames (512 bits)	O.162 1.6.1.2
RDMA	Bit 6 of time slot 16 in frame 0 has been set for two consecutive multiframes		
V52LNK	Two out of three Sa7 bits are zero		G.965

12. COMMON CONTROL AND STATUS REGISTERS

Register Name:	CCR1
Register Description:	Common Control Register 1
Register Address:	70h

Bit #	7	6	5	4	3	2	1	0
Name	MCLKS	CRC4R	SIE	ODM		TCSS1	TCSS0	RLOSF
Default	0	0	0	0	0	0	0	0

Bit 0/Function of the RLOS/LOTC Output (RLOSF).

0 = Receive Loss of Sync (RLOS)

1 = Loss of Transmit Clock (LOTC)

Bit 1/Transmit Clock Source Select Bit 0 (TCSS0).

Bit 2/Transmit Clock Source Select Bit 1 (TCSS1).

TCSS1	TCSS0	TRANSMIT CLOCK SOURCE
0	0	The TCLK pin is always the source of transmit clock.
0	1	Switch to the clock present at RCLK when the signal at the TCLK pin fails to transition after one channel time.
1	0	Use the scaled signal present at MCLK as the transmit clock. The TCLK pin is ignored.
1	1	Use the signal present at RCLK as the transmit clock. The TCLK pin is ignored.

Bit 3/Unused, must be set to zero for proper operation.

Bit 4/Output Data Mode (ODM).

0 = pulses at TPOSO and TNEGO are one full TCLKO period wide

1 = pulses at TPOSO and TNEGO are 1/2 TCLKO period wide

Bit 5/Signaling Integration Enable (SIE).

0 = signaling changes of state reported on any change in selected channels

1 = signaling must be stable for three multiframes for a change of state to be reported

Bit 6/CRC-4 Recalculate (CRC4R) (E1 Only).

0 = transmit CRC-4 generation and insertion operates in normal mode

1 = transmit CRC-4 generation operates according to G.706 Intermediate Path Recalculation method

Bit 7/MCLK Source (MCLKS). Selects the source of MCLK.

0 = MCLK is sourced from the MCLK pin

1 = MCLK is sourced from the TSYSCLK pin

Register N	ame:	IDR	IDR							
Register Description:		Device	Device Identification Register							
Register A	ddress:	0Fh								
Bit #	7	6	5	4	3	2	1	0		
Name	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0		
Default	Х	Х	Х	Х	Х	Х	Х	Х		

Bits 0 to 3/Chip Revision Bits (ID0 to ID3). The lower four bits of the IDR are used to display the die revision of the chip. IDO is the LSB of a decimal code that represents the chip revision.

Bits 4 to 7/Device ID (ID4 to ID7). The upper four bits of the IDR are used to display the device ID. The device IDs for the DS21458 and DS21455 are shown in the table below.

Device	ID7	ID6	ID5	ID4
DS21458	1	0	0	0
DS21455	1	1	0	0

Register N Register D Register A	escription:	SR2 Status 18h	Register 2					
Bit #	7	6	5	4	3	2	1	0
Name	RYELC	RUA1C	FRCLC	RLOSC	RYEL	RUA1	FRCL	RLOS
Default	0	0	0	0	0	0	0	0

Bit 0/Receive Loss of Sync Condition (RLOS). Set when the device is not synchronized to the received data stream.

Bit 1/Framer Receive Carrier Loss Condition (FRCL). Set when 255 (or 2048 if E1RCR2.0 = 1) E1 mode or 192 T1 mode consecutive zeros have been detected at RPOSI and RNEGI.

Bit 2/Receive Unframed All Ones (T1, Blue Alarm, E1, AIS) Condition (RUA1). Set when an unframed all ones code is received at RPOSI and RNEGI.

Bit 3/Receive Yellow Alarm Condition (RYEL) (T1 Only). Set when a yellow alarm is received at RPOSI and RNEGI.

Bit 4/Receive Loss of Sync Clear Event (RLOSC). Set when the framer achieves synchronization; will remain set until read.

Bit 5/Framer Receive Carrier Loss Clear Event (FRCLC). Set when carrier loss condition at RPOSI and RNEGI is no longer detected.

Bit 6/Receive Unframed All Ones Clear Event (RUA1C). Set when the unframed all ones condition is no longer detected.

Bit 7/Receive Yellow Alarm Clear Event (RYELC) (T1 Only). Set when the yellow alarm condition is no longer detected.

Register Name:	IMR2
Register Description:	Interrupt Mask Register 2
Register Address:	19h

Bit #	7	6	5	4	3	2	1	0
Name	RYELC	RUA1C	FRCLC	RLOSC	RYEL	RUA1	FRCL	RLOS
Default	0	0	0	0	0	0	0	0

Bit 0/Receive Loss of Sync Condition (RLOS).

- 0 = interrupt masked
- 1 = interrupt enabled–interrupts on rising edge only

Bit 1/Framer Receive Carrier Loss Condition (FRCL).

- 0 =interrupt masked
- 1 = interrupt enabled–interrupts on rising edge only

Bit 2/Receive Unframed All Ones (Blue Alarm) Condition (RUA1).

- 0 = interrupt masked
- 1 = interrupt enabled–interrupts on rising edge only

Bit 3/Receive Yellow Alarm Condition (RYEL).

- 0 =interrupt masked
- 1 = interrupt enabled–interrupts on rising edge only

Bit 4/Receive Loss of Sync Clear Event (RLOSC).

- 0 = interrupt masked
- 1 = interrupt enabled

Bit 5/Framer Receive Carrier Loss Condition Clear (FRCLC).

- 0 =interrupt masked
- 1 = interrupt enabled

Bit 6/Receive Unframed All Ones Condition Clear Event (RUA1C).

- 0 = interrupt masked
- 1 =interrupt enabled

Bit 7/Receive Yellow Alarm Clear Event (RYELC).

- 0 = interrupt masked
- 1 = interrupt enabled

Register Name:SR3Register Description:Status Register 3Register Address:1Ah			Register 3					
Bit #	7	6	5	4	3	2	1	0
Name	LSPARE	LDN	LUP	LOTC	LORC	V52LNK	RDMA	RRA
Default	0	0	0	0	0	0	0	0

Bit 0/Receive Remote Alarm Condition (RRA) (E1 Only). Set when a remote alarm is received at RPOSI and RNEGI

Bit 1/Receive Distant MF Alarm Condition (RDMA) (E1 Only). Set when bit 6 of time slot 16 in frame 0 has been set for two consecutive multiframes. This alarm is not disabled in the CCS signaling mode.

Bit 2/V5.2 Link Detected Condition (V52LNK) (E1 Only). Set on detection of a V5.2 link identification signal. (G.965).

Bit 3/Loss of Receive Clock Condition (LORC). Set when the RCLKI pin has not transitioned for one channel time.

Bit 4/Loss of Transmit Clock Condition (LOTC). Set when the TCLK pin has not transitioned for one channel time. Will force the LOTC pin high if enabled via CCR1.0.

Bit 5/Loop-Up Code Detected Condition (LUP) (T1 Only). Set when the loop up code as defined in the RUPCD1/2 register is being received. See the *Programmable In-Band Loop Code Generation and Detection* section for details.

Bit 6/Loop-Down Code Detected Condition (LDN). (T1 only) Set when the loop down code as defined in the RDNCD1/2 register is being received. See the *Programmable In-Band Loop Code Generation and Detection* section for details.

Bit 7/Spare Code Detected Condition (LSPARE). (T1 only) Set when the spare code as defined in the RSCD1/2 registers is being received. See the *Programmable In-Band Loop Code Generation and Detection* section for details.

Register Name:	IMR3
Register Description:	Interrupt Mask Register 3
Register Address:	1Bh

Bit #	7	6	5	4	3	2	1	0
Name	LSPARE	LDN	LUP	LOTC	LORC	V52LNK	RDMA	RRA
Default	0	0	0	0	0	0	0	0

Bit 0/Receive Remote Alarm Condition (RRA).

0 =interrupt masked

1 = interrupt enabled—interrupts on rising and falling edges

Bit 1/Receive Distant MF Alarm Condition (RDMA).

0 =interrupt masked

1 = interrupt enabled—interrupts on rising and falling edges

Bit 2/V5.2 Link Detected Condition (V52LNK).

0 = interrupt masked

1 = interrupt enabled—interrupts on rising and falling edges

Bit 3/Loss of Receive Clock Condition (LORC).

0 =interrupt masked

1 = interrupt enabled—interrupts on rising and falling edges

Bit 4/Loss of Transmit Clock Condition (LOTC).

0 =interrupt masked

1 = interrupt enabled—interrupts on rising and falling edges

Bit 5/Loop-Up Code Detected Condition (LUP).

0 = interrupt masked

1 = interrupt enabled—interrupts on rising and falling edges

Bit 6/Loop-Down Code Detected Condition (LDN).

0 =interrupt masked

1 = interrupt enabled–interrupts on rising and falling edges

Bit 7/Spare Code Detected Condition (LSPARE).

0 = interrupt masked

1 = interrupt enabled–interrupts on rising and falling edges

Register N Register D Register A	escription:	SR4 Status 1Ch	Register 4					
Bit #	7	6	5	4	3	2	1	0
Name	RAIS-CI	RSA1	RSA0	TMF	TAF	RMF	RCMF	RAF
Default	0	0	0	0	0	0	0	0

Bit 0/Receive Align Frame Event (RAF) (E1 Only). Set every 250µs at the beginning of align frames. Used to alert the host that Si and Sa bits are available in the RAF and RNAF registers.

Bit 1/Receive CRC-4 Multiframe Event (RCMF) (E1 Only). Set on CRC-4 multiframe boundaries; will continue to be set every 2ms on an arbitrary boundary if CRC-4 is disabled.

Bit 2/Receive Multiframe Event (RMF).

E1 Mode: Set every 2ms (regardless if CAS signaling is enabled or not) on receive multiframe boundaries. Used to alert the host that signaling data is available.

T1 Mode: Set every 1.5ms on D4 MF boundaries or every 3ms on ESF MF boundaries.

Bit 3/Transmit Align Frame Event (TAF) (E1 Only). Set every 250µs at the beginning of align frames. Used to alert the host that the TAF and TNAF registers need to be updated.

Bit 4/Transmit Multiframe Event (TMF).

E1 Mode: Set every 2ms (regardless if CRC-4 is enabled) on transmit multiframe boundaries. Used to alert the host that signaling data needs to be updated.

T1 Mode: Set every 1.5ms on D4 MF boundaries or every 3ms on ESF MF boundaries.

Bit 5/Receive Signaling All Zeros Event (RSA0) (E1 Only). Set when over a full MF time slot 16 contains all zeros.

Bit 6/Receive Signaling All Ones Event (RSA1) (E1 Only). Set when the contents of time slot 16 contains fewer than three zeros over 16 consecutive frames. This alarm is not disabled in the CCS signaling mode.

Bit 7/Receive AIS-CI Event (RAIS-CI) (T1 Only). Set when the receiver detects the AIS-CI pattern as defined in ANSI T1.403.

Register Name:	IMR4
Register Description:	Interrupt Mask Register 4
Register Address:	1Dh

Bit #	7	6	5	4	3	2	1	0
Name	RAIS-CI	RSA1	RSA0	TMF	TAF	RMF	RCMF	RAF
Default	0	0	0	0	0	0	0	0

Bit 0/Receive Align Frame Event (RAF).

0 =interrupt masked

1 = interrupt enabled

Bit 1/Receive CRC-4 Multiframe Event (RCMF).

0 =interrupt masked

1 =interrupt enabled

Bit 2/Receive Multiframe Event (RMF).

0 =interrupt masked

1 = interrupt enabled

Bit 3/Transmit Align Frame Event (TAF).

- 0 =interrupt masked
- 1 = interrupt enabled

Bit 4/Transmit Multiframe Event (TMF).

0 = interrupt masked

1 = interrupt enabled

Bit 5/Receive Signaling All-Zeros Event (RSA0).

0 =interrupt masked

1 = interrupt enabled

Bit 6/Receive Signaling All-Ones Event (RSA1).

- 0 = interrupt masked
- 1 =interrupt enabled

Bit 7/Receive AIS-CI Event (RAIS-CI)

0 = interrupt masked

1 = interrupt enabled

13. I/O PIN CONFIGURATION OPTIONS

Register Name:	IOCR1
Register Description:	I/O Configuration Register 1
Register Address:	01h

Bit #	7	6	5	4	3	2	1	0
Name	RSMS	RSMS2	RSMS1	RSIO	TSDW	TSM	TSIO	ODF
Default	0	0	0	0	0	0	0	0

Bit 0/Output Data Format (ODF).

0 = bipolar data at TPOSO and TNEGO

1 = NRZ data at TPOSO; TNEGO = 0

Bit 1/TSYNC I/O Select (TSIO).

0 = TSYNC is an input

1 = TSYNC is an output

Bit 2/TSYNC Mode Select (TSM). Selects frame or multiframe mode for the TSYNC pin.

0 =frame mode

1 = multiframe mode

Bit 3/TSYNC Double-Wide (TSDW) (T1 Only). (Note: This bit must be set to zero when IOCR1.2 = 1 or when IOCR1.1 = 0.)

0 =do not pulse double-wide in signaling frames

1 = do pulse double-wide in signaling frames

Bit 4/RSYNC I/O Select (RSIO). (Note: this bit must be set to zero when ESCR.0 = 0.)

0 = RSYNC is an output

1 = RSYNC is an input (only valid if elastic store enabled)

Bit 5/RSYNC Mode Select 1 (RSMS1). Selects frame or multiframe pulse when RSYNC pin is in output mode. In input mode (elastic store must be enabled) multiframe mode is only useful when receive signaling re-insertion is enabled.

0 =frame mode

1 =multiframe mode

Bit 6/RSYNC Mode Select 2 (RSMS2).

T1 Mode: RSYNC pin must be programmed in the output frame mode (IOCR1.5 = 0, IOCR1.4 = 0).

0 = do not pulse double-wide in signaling frames

1 = do pulse double-wide in signaling frames

E1 Mode: RSYNC pin must be programmed in the output multiframe mode

(IOCR1.5 = 1, IOCR1.4 = 0).

0 = RSYNC outputs CAS multiframe boundaries

1 = RSYNC outputs CRC-4 multiframe boundaries

Bit 7/RSYNC Multiframe Skip Control (RSMS). Useful in framing format conversions from D4 to ESF. This function is not available when the receive-side elastic store is enabled. RSYNC must be set to output multiframe pulses (IOCR1.5 = 1 and IOCR1.4 = 0).

0 = RSYNC will output a pulse at every multiframe

1 = RSYNC will output a pulse at every other multiframe

Register Name:	IOCR2
Register Description:	I/O Configuration Register 2
Register Address:	02h

Bit #	7	6	5	4	3	2	1	0
Name	RCLKINV	TCLKINV	RSYNCINV	TSYNCINV	TSSYNCINV	H100EN	TSCLKM	RSCLKM
Default	0	0	0	0	0	0	0	0

Bit 0/RSYSCLK Mode Select (RSCLKM).

0 = if RSYSCLK is 1.544MHz

1 = if RSYSCLK is 2.048MHz or IBO enabled (See the *Interleaved PCM Bus Operation* section.)

Bit 1/TSYSCLK Mode Select (TSCLKM).

0 = if TSYSCLK is 1.544MHz

1 = if TSYSCLK is 2.048/4.096/8.192MHz or IBO enabled (See the Interleaved PCM Bus Operation section.)

Bit 2/H.100 SYNC Mode (H100EN).

0 = normal operation

1 = SYNC shift

Bit 3/TSSYNC Invert (TSSYNCINV).

0 = no inversion

1 = invert

Bit 4/TSYNC Invert (TSYNCINV).

0 = no inversion

1 = invert

Bit 5/RSYNC Invert (RSYNCINV).

0 = no inversion

1 = invert

Bit 6/TCLK Invert (TCLKINV).

0 = no inversion

1 = invert

Bit 7/RCLK Invert (RCLKINV).

0 = no inversion


1 = invert

14. LOOPBACK CONFIGURATIONS

The DS21455/DS21458 have four loopback configurations including Framer, Payload, Local, and Remote loopback. Figure 14-1 depicts a normal signal flow without any loopbacks enabled.

Payload loopback may be done on a per-channel basis if both the transmit and receive paths are synchronous (RCLK = TCLK and RSYNC = TSYNC). See Section <u>14.1</u>.






Register Name:	LBCR
Register Description:	Loopback Control Register
Register Address:	4Ah

Bit #	7	6	5	4	3	2	1	0
Name	LTS			LIUC	LLB	RLB	PLB	FLB
Default	0	0	0	0	0	0	0	0

Bit 0/Framer Loopback (FLB).

- 0 = loopback disabled
- 1 = loopback enabled




FRAMER LOOPBACK

This loopback is useful in testing and debugging applications. In FLB, the device will loop data from the transmit side back to the receive side. When FLB is enabled, the following will occur:

- 1) T1 Mode: An unframed all ones code will be transmitted at TPOSO and TNEGO.
- E1 Mode: Normal data will be transmitted at TPOSO and TNEGO.
- 2) Data at RPOSI and RNEGI will be ignored.
- 3) All receive-side signals will take on timing synchronous with TCLK instead of RCLKI.
- 4) Please note that it is not acceptable to have RCLK tied to TCLK during this loopback because this will cause an unstable condition.

Bit 1/Payload Loopback (PLB).

- 0 = loopback disabled
- 1 = loopback enabled



PAYLOAD LOOPBACK (CAN BE DONE ON A PER-CHANNEL BASIS)

When PLB is enabled, the following will occur:


- 1) Data will be transmitted from the TPOSO and TNEGO pins synchronous with RCLK instead of TCLK.
- 2) All of the receive side signals will continue to operate normally.
- 3) The TCHCLK and TCHBLK signals are forced low.
- 4) Data at the TSER, TDATA, and TSIG pins is ignored.
- 5) The TLCLK signal will become synchronous with RCLK instead of TCLK.

T1 Mode: Normally, this loopback is only enabled when ESF framing is being performed but can be enabled also in D4 framing applications. In a PLB situation, the device will loop the 192 bits of payload data (with BPVs corrected) from the receive section back to the transmit section. The FPS framing pattern, CRC6 calculation, and the FDL bits are not looped back, they are reinserted by the device.

E1 Mode: In a PLB situation, the device will loop the 248 bits of payload data (with BPVs corrected) from the receive section back to the transmit section. The transmit section will modify the payload as if it was input at TSER. The FAS word, Si, Sa and E bits, and CRC-4 are not looped back, they are reinserted by the device.


Bit 2/Remote Loopback (RLB). In this loopback, data input via the RPOSI and RNEGI pins will be transmitted back to the TPOSO and TNEGO pins. Data will continue to pass through the receive side framer of the device as it would normally and the data from the transmit side formatter will be ignored.

- 0 =loopback disabled
- 1 = loopback enabled



Bit 3/Local Loopback (LLB). In this loopback, data will continue to be transmitted as normal through the transmit side of the transceiver. Data being received at RTIP and RRING will be replaced with the data being transmitted. Data in this loopback will pass through the jitter attenuator.

- 0 = loopback disabled
- 1 = loopback enabled



Bit 4/Line Interface Unit Mux Control (LIUC). This bit along with the LIUC/TPD pin and LBCR.7 controls the connection between the LIU and the Framer. See the LTS (LBCR.7) description below. When the LIUC/TPD pin is connected high or LBCR.7 = 1, the LIUC bit has control. When the LIUC/TPD pin is connected low the framer and LIU are separated and the LIUC bit has no effect. For the DS21458 this bit should always be set = 0.

LBCR.7 (LTS)	LIUC/TPD PIN	LBCR.4 (LIUC)	FUNCTION
(115)	1 111	(LICC)	LIU and Framer Separated
0	0	0	TPOSI/TNEGI/TCLKI/RPOSI/RNEGI/RCLKI pins active
0	0	0	(This function not available on the DS21458)
			LIU and Framer Separated
0	0	1	TPOSI/TNEGI/TCLKI/RPOSI/RNEGI/RCLKI pins active
Ū	0	1	(This function not available on the DS21458)
			LIU and Framer Connected
0	1	0	TPOSI/TNEGI/TCLKI/RPOSI/RNEGI/RCLKI pins ignored
0	1	1 0	(This function not available on the DS21458)
			LIU and Framer Separated
0	1	1	TPOSI/TNEGI/TCLKI/RPOSI/RNEGI/RCLKI pins active
	_		(This function not available on the DS21458)
1		0	LIU and Framer Connected
1	х	0	TPOSI/TNEGI/TCLKI/RPOSI/RNEGI/RCLKI pins ignored
			LIU and Framer Separated
1	х	1	TPOSI/TNEGI/TCLKI/RPOSI/RNEGI/RCLKI pins active
			(This function not available on the DS21458)

Table 14-1. LIUC Control

Bit 5/Unused, must be set to zero for proper operation.

Bit 6/Unused, must be set to zero for proper operation.

Bit 7/LIUC/TPD Pin Function Select (LTS). This bit selects the function the of the LIUC/TPD pin. On the DS21458, this bit should always be set = 1.

0 = LIUC/TPD pin functions as the LIUC control (<u>This function is not available on the DS21458</u>)

1 = LIUC/TPD pin functions as the TPD control

14.1 Per-Channel Payload Loopback

The per-channel loopback registers (PCLRs) determine which channels (if any) from the backplane should be replaced with the data from the receive side or in other words, off of the T1 or E1 line. If this loopback is enabled, then transmit and receive clocks and frame syncs must be synchronized. One method to accomplish this would be to tie RCLK to TCLK and RFSYNC to TSYNC. There are no restrictions on which channels can be looped back or on how many channels can be looped back.

Each of the bit position in the PCLRs (PCLR1/PCLR2/PCLR3/PCLR4) represent a DS0 channel in the outgoing frame. When these bits are set to a one, data from the corresponding receive channel will replace the data from the TSER pin for that channel.

Register Name:	PCLR1
Register Description:	Per-Channel Loopback Enable Register 1
Register Address:	4Bh

Bit #	7	6	5	4	3	2	1	0
Name	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Per-Channel Loopback Enable for Channels 1 to 8 (CH1 to CH8).

0 =loopback disabled

1 = enable loopback. Source data from the corresponding receive channel

Register N Register D Register A	escription:	PCLR2 Per-Channel Loopback Enable Register 2 4Ch						
Bit #	7	6	5	4	3	2	1	0
Name	CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Per-Channel Loopback Enable for Channels 9 to 16 (CH9 to CH16).

0 = loopback disabled

1 = enable loopback. Source data from the corresponding receive channel

Register Name:	PCLR3
Register Description:	Per-Channel Loopback Enable Register 3
Register Address:	4Dh

Bit #	7	6	5	4	3	2	1	0
Name	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Per-Channel Loopback Enable for Channels 17 to 24 (CH17 to CH24).

0 = loopback disabled

1 = enable loopback. Source data from the corresponding receive channel

Register Name:	PCLR4
Register Description:	Per-Channel Loopback Enable Register 4
Register Address:	4Eh

Bit #	7	6	5	4	3	2	1	0
Name	CH32	CH31	CH30	CH29	CH28	CH27	CH26	CH25
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Per-Channel Loopback Enable for Channels 25 to 32 (CH25 to CH32).

0 = loopback disabled

1 = enable loopback. Source data from the corresponding receive channel

15. ERROR COUNT REGISTERS

The DS21455/DS21458 contain four counters that are used to accumulate line coding errors, path errors, and synchronization errors. Counter update options include one second boundaries, 42ms (T1 mode only), 62ms (E1 mode only) or manually. See Error Counter Configuration Register (ERCNT). When updated automatically, the user can use the interrupt from the timer to determine when to read these registers. All four counters will saturate at their respective maximum counts and they will not rollover (**Note**: Only the line-code violation count register has the potential to overflow but the bit error would have to exceed 10E-2 before this would occur).

Register Name:	ERCNT
Register Description:	Error Counter Configuration Register
Register Address:	41h

Bit #	7	6	5	4	3	2	1	0
Name		MECU	ECUS	EAMS	VCRFS	FSBE	MOSCRF	LCVCRF
Default	0	0	0	0	0	0	0	0

Bit 0/T1 Line Code Violation Count Register Function Select (LCVCRF).

- 0 =do not count excessive zeros
- 1 = count excessive zeros

Bit 1/Multiframe Out-of-Sync Count Register Function Select (MOSCRF).

- 0 =count errors in the framing bit position
- 1 =count the number of multiframes out of sync

Bit 2/PCVCR Fs-Bit Error Report Enable (FSBE).

0 = do not report bit errors in Fs-bit position; only Ft-bit position

1 = report bit errors in Fs-bit position as well as Ft-bit position

Bit 3/E1 Line Code Violation Count Register Function Select (VCRFS).

- 0 = count Bipolar Violations (BPVs)
- 1 = count Code Violations (CVs)

Bit 4/Error Accumulation Mode Select (EAMS).

- 0 = ERCNT.5 determines accumulation time
- 1 = ERCNT.6 determines accumulation time

Bit 5/Error Counter Update Select (ECUS).

- T1 Mode: 0 = Update error counters once a second
 - 1 =Update error counters every 42ms (333 frames)
- E1 Mode: 0 = Update error counters once a second
 - 1 = Update error counters every 62.5ms (500 frames)

Bit 6/Manual Error Counter Update (MECU). When enabled by ERCNT.4, the changing of this bit from a zero to a one allows the next clock cycle to load the error counter registers with the latest counts and reset the counters. The user must wait a minimum of 1.5 RCLK clock periods before reading the error count registers to allow for proper update.

Bit 7/Unused, must be set to zero for proper operation.

15.1 Line Code Violation Count Register (LCVCR)

15.1.1 T1 Operation

T1 code violations are defined as bipolar violations (BPVs) or excessive zeros. If the B8ZS mode is set for the receive side, then B8ZS codewords are not counted. This counter is always enabled; it is not disabled during receive loss of synchronization (RLOS = 1) conditions.

COUNT EXCESSIVE ZEROS? (ERCNT.0)	B8ZS ENABLED? (T1RCR2.5)	WHAT IS COUNTED IN THE LCVCRs
No	No	BPVs
Yes	No	BPVs + 16 Consecutive Zeros
No	Yes	BPVs (B8ZS Codewords Not Counted)
Yes	Yes	BPVs + 8 Consecutive Zeros

Table 15-1. T1 Line Code Violation Counting Options

15.1.2 E1 Operation

Either bipolar violations or code violations can be counted. Bipolar violations are defined as consecutive marks of the same polarity. In this mode, if the HDB3 mode is set for the receive side, then HDB3 codewords are not counted as BPVs. If ERCNT.3 is set, then the LVC counts code violations as defined in ITU 0.161. Code violations are defined as consecutive bipolar violations of the same polarity. In most applications, the framer should be programmed to count BPVs when receiving AMI code and to count CVs when receiving HDB3 code. This counter increments at all times and is not disabled by loss of sync conditions. The counter saturates at 65,535 and will not rollover. The bit error rate on an E1 line would have to be greater than 10** -2 before the VCR would saturate.

Table 15-2. E1 Line Code Violation Counting Options

E1 CODE VIOLATION SELECT (ERCNT.3)	WHAT IS COUNTED IN THE LCVCRs
0	BPVs
1	CVs

Register Name:	LCVCR1
Register Description:	Line Code Violation Count Register 1
Register Address:	42h

Bit #	7	6	5	4	3	2	1	0
Name	LCVC15	LCVC14	LCVC13	LCVC12	LCVC11	LCVC10	LCVC9	LCCV8
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Line Code Violation Counter Bits 8 to 15 (LCVC8 to LCVC15). LCV15 is the MSB of the 16-bit code violation count.

Register Name:	LCVCR2
Register Description:	Line Code Violation Count Register 2
Register Address:	43h

Bit #	7	6	5	4	3	2	1	0
Name	LCVC7	LCVC6	LCVC5	LCVC4	LCVC3	LCVC2	LCVC1	LCVC0
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Line Code Violation Counter Bits 0 to 7 (LCVC0 to LCVC7). LCV0 is the LSB of the 16-bit code violation count.

15.2 Path Code Violation Count Register (PCVCR)

15.2.1 T1 Operation

The path code violation count register records either Ft, Fs, or CRC6 errors in T1 frames. When the receive side of a framer is set to operate in the T1 ESF framing mode, PCVCR will record errors in the CRC6 codewords. When set to operate in the T1 D4 framing mode, PCVCR will count errors in the Ft framing bit position. Via the ERCNT.2 bit, a framer can be programmed to also report errors in the Fs framing bit position. The PCVCR will be disabled during receive loss of synchronization (RLOS = 1) conditions. See Table 15-3 for a detailed description of exactly what errors the PCVCR counts.

		• •
FRAMING MODE	COUNT Fs ERRORS?	WHAT IS COUNTED IN THE PCVCRs
D4	No	Errors in the Ft Pattern
D4	Yes	Errors in Both the Ft and Fs Patterns
ESF	Don't Care	Errors in the CRC6 Codewords

Table 15-3. T1 Path Code Violation Counting Arrangements

15.2.2 E1 Operation

The PCVCR records CRC-4 errors. Since the maximum CRC-4 count in a one-second period is 1000, this counter cannot saturate. The counter is disabled during loss of sync at either the FAS or CRC-4 level; it will continue to count if loss of multiframe sync occurs at the CAS level.

The PCVCR1 is the most significant word and PCVCR2 is the least significant word of a 16-bit counter that records path violations (PVs).

Register Name:PCVCR1Register Description:Path Code Violation Count Register 1Register Address:44h				egister 1				
Bit #	7	6	5	4	3	2	1	0
Name	PCVC15	PCVC14	PCVC13	PCVC12	PCVC11	PCVC10	PCVC9	PCVC8
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Path Code Violation Counter Bits 8 to 15 (PCVC8 to PCVC15). PCVC15 is the MSB of the 16-bit path code violation count.

Register Name:	PCVCR2
Register Description:	Path Code Violation Count Register 2
Register Address:	45h

Bit #	7	6	5	4	3	2	1	0
Name	PCVC7	PCVC6	PCVC5	PCVC4	PCVC3	PCVC2	PCVC1	PCVC0
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Path Code Violation Counter Bits 0 to 7 (PCVC0 to PCVC7). PCVC0 is the LSB of the 16-bit path code violation count.

15.3 Frames Out Of Sync Count Register (FOSCR)

15.3.1 T1 Operation

The FOSCR is used to count the number of multiframes that the receive synchronizer is out of sync. This number is useful in ESF applications needing to measure the parameters loss of frame count (LOFC) and ESF error events as described in AT&T publication TR54016. When the FOSCR is operated in this mode, it is not disabled during receive loss of synchronization (RLOS = 1) conditions. The FOSCR has alternate operating mode whereby it will count either errors in the Ft framing pattern (in the D4 mode) or errors in the FPS framing pattern (in the ESF mode). When the FOSCR is operated in this mode, it is disabled during receive loss of synchronization (RLOS = 1) conditions. See <u>Table 15-4</u> for a detailed description of what the FOSCR is capable of counting.

	COUNT MOS OR F-BIT ERRORS	WHAT IS COUNTED IN THE
(T1RCR1.3)	(ERCNT.1)	FOSCRs
D4	MOS	Number of Multiframes Out of Sync
D4	F-Bit	Errors in the Ft Pattern
ESF	MOS	Number of Multiframes Out of Sync
ESF	F-Bit	Errors in the FPS Pattern

Table 15-4. T1 Frames Out of Sync Counting Arrangements

15.3.2 E1 Operation

The FOSCR counts word errors in the frame alignment signal in time slot 0. This counter is disabled when RLOS is high. FAS errors will not be counted when the framer is searching for FAS alignment and/or synchronization at either the CAS or CRC-4 multiframe level. Since the maximum FAS word error count in a one-second period is 4000, this counter cannot saturate.

The FOSCR1 (FOSCR1) is the most significant word and FOSCR2 is the least significant word of a 16bit counter that records frames out of sync.

0

FOS8 0

Register N Register D Register A	escription:	FOSC Frame 46h	R1 s Out Of Sy	nc Count R	egister 1		
Bit #	7	6	5	4	3	2	1
Name	FOS15	FOS14	FOS13	FOS12	FOS11	FOS10	FOS9
Default	0	0	0	0	0	0	0

Bits 0 to 7/Frames Out of Sync Counter Bits 8 to 15 (FOS8 to FOS15). FOS15 is the MSB of the 16-bit frames out of sync count.

Register Name:	FOSCR2
Register Description:	Frames Out Of Sync Count Register 2
Register Address:	47h

Bit #	7	6	5	4	3	2	1	0
Name	FOS7	FOS6	FOS5	FOS4	FOS3	FOS2	FOS1	FOS0
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Frames Out of Sync Counter Bits 0 to 7 (FOS0 to FOS7). FOS0 is the LSB of the 16-bit frames out of sync count.

15.4 E-Bit Counter Register (EBCR)

This counter is only available in the E1 mode. EBCR1 (EBCR1) is the most significant word and EBCR2 is the least significant word of a 16-bit counter that records far end block errors (FEBE), as reported in the first bit of frames 13 and 15 on E1 lines running with CRC-4 multiframe. These count registers will increment once each time the received E-bit is set to zero. Since the maximum E-bit count in a one-second period is 1000, this counter cannot saturate. The counter is disabled during loss of sync at either the FAS or CRC-4 level; it will continue to count if loss of multiframe sync occurs at the CAS level.

Register Name: Register Description: Register Address:		EBCR1 E-Bit Count Register 1 48h						
Bit #	7	6	5	4	3	2	1	0
Name	EB15	EB14	EB13	EB12	EB11	EB10	EB9	EB8
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/E-Bit Counter Bits 8 to 15 (EB8 to EB15). EB15 is the MSB of the 16-bit E-bit count.

Register N Register D Register A	escription:	EBCR E-Bit (49h	2 Count Regis	ter 2				
Bit #	7	6	5	4	3	2	1	0
Name	EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/E-Bit Counter Bits 0 to 7 (EB0 to EB7). EB0 is the LSB of the 16-bit E-bit count.

16. DS0 MONITORING FUNCTION

The DS21455/DS21458 can monitor one DS0 64kbps channel in the transmit direction and one DS0 channel in the receive direction at the same time. In the transmit direction the user will determine which channel is to be monitored by properly setting the TCM0 to TCM4 bits in the TDS0SEL register. In the receive direction, the RCM0 to RCM4 bits in the RDS0SEL register need to be properly set. The DS0 channel pointed to by the TCM0 to TCM4 bits will appear in the transmit DS0 monitor (TDS0M) register and the DS0 channel pointed to by the RCM0 to RCM4 bits should be programmed with the decimal decode of the appropriate T1 or E1 channel. T1 channels 1 through 24 map to register values 0 through 23. E1 channels 1 through 32 map to register values 0 through 31. For example, if DS0 channel 6 in the transmit direction and DS0 channel 15 in the receive direction needed to be monitored, then the following values would be programmed into TDS0SEL and RDS0SEL:

RCM4 = 0
RCM3 = 1
RCM2 = 1
RCM1 = 1
RCM0 = 0

16.1 Transmit DS0 Monitor Registers

Register Name:	TDS0SEL
Register Description:	Transmit Channel Monitor Select
Register Address:	74h

Bit #	7	6	5	4	3	2	1	0
Name		_		TCM4	TCM3	TCM2	TCM1	TCM0
Default	0	0	0	0	0	0	0	0

Bits 0 to 4 Transmit Channel Monitor Bits (TCM0 to TCM4). TCM0 is the LSB of a 5-bit channel select that determines which transmit channel data will appear in the TDS0M register.

Bits 5 to 7/Unused, must be set to zero for proper operation.

Register N Register D Register A	escription:		TDS0M Transmit DS0 Monitor Register 75h							
Bit #	7	6	5	4	3	2	1	0		
Name	B1	B2	B3	B4	B5	B6	B7	B8		
Default	0	0	0	0	0	0	0	0		

Bits 0 to 7/Transmit DS0 Channel Bits (B1 to B8). Transmit channel data that has been selected by the transmit channel monitor select register. B8 is the LSB of the DS0 channel (last bit to be transmitted).

16.2 Receive DS0 Monitor Registers

Register 1	Name:	RDS0SEL Receive Channel Monitor Select							
Register I	Description:								
Register A	Address:	76h							
Dit #	7	6	5	4	2				

Bit #	7	6	5	4	3	2	1	0
Name				RCM4	RCM3	RCM2	RCM1	RCM0
Default	0	0	0	0	0	0	0	0

Bits 0 to 4/Receive Channel Monitor Bits (RCM0 to RCM4). RCM0 is the LSB of a 5-bit channel-select that determines which receive DS0 channel data will appear in the RDS0M register.

Bits 5 to 7/Unused, must be set to zero for proper operation.

Register N Register D Register A	escription:		RDS0M Receive DS0 Monitor Register 77h							
Bit #	7	6	5	4	3	2	1	0		
Name	B1	B2	B3	B4	B5	B6	B7	B8		
Default	0	0	0	0	0	0	0	0		


Bits 0 to 7/Receive DS0 Channel Bits (B1 to B8). Receive-channel data that has been selected by the receive-channel monitor-select register. B8 is the LSB of the DS0 channel (last bit to be received).

17. SIGNALING OPERATION

There are two methods to access receive signaling data and provide transmit signaling data: processorbased (i.e., software-based) or hardware-based. Processor-based refers to access through the transmit and receive signaling registers, RS1–RS16 and TS1–TS16. Hardware-based refers to the TSIG and RSIG pins. Both methods can be used simultaneously.

17.1 Receive Signaling





17.1.1 Processor-Based Receive Signaling

The robbed-bit signaling (T1) or TS16 CAS signaling (E1) is sampled in the receive data stream and copied into the receive signaling registers, RS1 through RS16. In T1 mode, only RS1 through RS12 are used. The signaling information in these registers is always updated on multiframe boundaries. This function is always enabled.

17.1.1.1 Change Of State

In order to avoid constant monitoring of the receive signaling registers, the DS21455/DS21458 can be programmed to alert the host when any specific channel or channels undergo a change of their signaling state. RSCSE1 through RSCSE4 for E1 and RSCSE1 through RSCSE3 for T1 are used to select which channels can cause a change of state indication. The change of state is indicated in Status Register 5 (SR1.5). If signaling integration, CCR1.5, is enabled then the new signaling state must be constant for three multiframes before a change of state indication is indicated. The user can enable the INT pin to toggle low upon detection of a change in signaling by setting the IMR1.5 bit. The signaling integration mode is global and cannot be enabled on a channel-by-channel basis.

The user can identity which channels have undergone a signaling change of state by reading the RSINFO1 through RSINFO4 registers. The information from this registers will tell the user which RSx register to read for the new signaling data. All changes are indicated in the RSINFO1–RSINFO4 register regardless of the RSCSE1–RSCSE4 registers.

17.1.2 Hardware-Based Receive Signaling

In hardware-based signaling the signaling data can be obtained from the RSER pin or the RSIG pin. RSIG is a signaling PCM-stream output on a channel-by-channel basis from the signaling buffer. The signaling data, T1 robbed bit or E1 TS16, is still present in the original data stream at RSER. The signaling buffer provides signaling data to the RSIG pin and also allows signaling data to be reinserted into the original data stream in a different alignment that is determined by a multiframe signal from the RSYNC pin. In this mode, the receive elastic store can be enabled or disabled. If the receive elastic store is enabled, then the backplane clock (RSYSCLK) can be either 1.544MHz or 2.048MHz. In the ESF framing mode, the ABCD signaling bits are output on RSIG in the lower nibble of each channel. The RSIG data is updated once a multiframe (3ms) unless a freeze is in effect. In the D4 framing mode, the AB signaling bits are output twice on RSIG in the lower nibble of each channel. Hence, bits 5 and 6 contain the same data as bits 7 and 8 respectively in each channel. The RSIG data is updated once a multiframe (1.5ms) unless a freeze is in effect. See the *Functional Timing Diagrams* for some examples.

17.1.2.1 Receive-Signaling Reinsertion at RSER

In this mode, the user will provide a multiframe sync at the RSYNC pin and the signaling data will be reinserted based on this alignment. In T1 mode, this results in two copies of the signaling data in the RSER data stream. The original signaling data based on the Fs/ESF frame positions and the realigned data based on the user supplied multiframe sync applied at RSYNC. In voice channels this extra copy of signaling data is of little consequence. Reinsertion can be avoided in data channels since this feature is activated on a per-channel basis. For reinsertion, the elastic store must be enabled; however, the backplane clock can be either 1.544MHz or 2.048MHz.

Signaling reinsertion mode is enabled, on a per-channel basis by setting the RSRCS bit high in the PCPR register. The channels that are to have signaling reinserted are selected by writing to the PCDR1-PCDR3 registers for T1 mode and PCDR1–PCDR4 registers for E1 mode. In E1 mode, the user will generally select all channels when doing reinsertion.

17.1.2.2 Force Receive Signaling All Ones

In T1 mode, the user can, on a per-channel basis, force the robbed-bit signaling-bit positions to a one. This is done by using the per-channel register, which is described in the *Special Per-Channel Operation* section. The user sets the BTCS bit in the PCPR register. The channels that are to be forced to one are selected by writing to the PCDR1–PCDR3 registers.

17.1.2.3 Receive-Signaling Freeze

The signaling data in the four-multiframe signaling buffer will be frozen in a known good state upon either a loss of synchronization (OOF event), carrier loss, or frame slip. This action meets the requirements of BellCore TR–TSY–000170 for signaling freezing. To allow this freeze action to occur, the RFE control bit (SIGCR.4) should be set high. The user can force a freeze by setting the RFF control bit (SIGCR.3) high. The RSIGF output pin provides a hardware indication that a freeze is in effect. The four multiframe buffer provides a three-multiframe delay in the signaling bits provided at the RSIG pin (and at the RSER pin if receive signaling reinsertion is enabled). When freezing is enabled (RFE = 1), the signaling data will be held in the last known good state until the corrupting error condition subsides. When the error condition subsides, the signaling data will be held in the old state for at least an additional 9ms (or 4.5ms in D4 framing mode) before being allowed to be updated with new signaling data.

Register	Name:	SIGCR						
Register Description: Register Address:		Signali 40h						
Bit #	7	6	5	4	3			
3.7	CDCDE			DEE	DEE			

Bit #	7	6	5	4	3	2	1	0
Name	GRSRE	_	_	RFE	RFF	RCCS	TCCS	FRSAO
Default	0	0	0	0	0	0	0	0

Bit 0/Force Receive Signaling All Ones (FRSAO). In T1 mode, this bit forces all signaling data at the RSIG and RSER pin to all ones. This bit has no effect in E1 mode.

0 = normal signaling data at RSIG and RSER

1 = force signaling data at RSIG and RSER to all ones

Bit 1/Transmit Time Slot Control for CAS Signaling (TCCS). Controls the order that signaling is transmitted from the transmit signaling registers. This bit should be set = 0 in T1 mode.

0 = signaling data is CAS format

1 = signaling data is CCS format

Bit 2/Receive Time Slot Control for CAS Signaling (RCCS). Controls the order that signaling is placed into the receive signaling registers. This bit should be set = 0 in T1 mode.

0 = signaling data is CAS format

1 = signaling data is CCS format

Bit 3/Receive Force Freeze (RFF). Freezes receive-side signaling at RSIG (and RSER if receive signaling reinsertion is enabled); will override receive-freeze enable (RFE). See the *Receive Signaling Freeze* section.

0 =do not force a freeze event

1 =force a freeze event

Bit 4/Receive Freeze Enable (RFE). See the Receive Signaling Freeze section.

0 = no freezing of receive signaling data will occur

1 = allow freezing of receive signaling data at RSIG (and RSER if receive signaling reinsertion is enabled).

Bit 5/Unused, must be set to zero for proper operation.

Bit 6/Unused, must be set to zero for proper operation.

Bit 7/Global Receive Signaling Reinsertion Enable (GRSRE). This bit allows the user to reinsert all signaling channels without programming all channels through the per-channel function.

0 =do not reinsert all signaling

1 = reinsert all signaling

Register Name:	RS1 to RS12
Register Description:	Receive Signaling Registers (T1 Mode, ESF Format)
Register Address:	60h to 6Bh

								-
(MSB)							(LSB)	
CH2-A	CH2-B	CH2-C	CH2-D	CH1-A	CH1-B	CH1-C	CH1-D	RS1
CH4-A	CH4-B	CH4-C	CH4-D	CH3-A	СНЗ-В	CH3-C	CH3-D	RS2
CH6-A	CH6-B	CH6-C	CH6-D	CH5-A	CH5-B	CH5-C	CH5-D	RS3
CH8-A	CH8-B	CH8-C	CH8-D	CH7-A	CH7-B	CH7-C	CH7-D	RS4
CH10-A	CH10-B	CH10-C	CH10-D	CH9-A	CH9-B	CH9-C	CH9-D	RS5
CH12-A	CH12-B	CH12-C	CH12-D	CH11-A	CH11-B	CH11-C	CH11-D	RS6
CH14-A	CH14-B	CH14-C	CH14-D	CH13-A	СН13-В	CH13-C	CH13-D	RS7
CH16-A	CH16-B	CH16-C	CH16-D	CH15-A	CH15-B	CH15-C	CH15-D	RS8
CH18-A	CH18-B	CH18-C	CH18-D	CH17-A	СН17-В	CH17-C	CH17-D	RS9
CH20-A	СН20-В	СН20-С	CH20-D	CH19-A	СН19-В	CH19-C	CH19-D	RS10
CH22-A	CH22-B	CH22-C	CH22-D	CH21-A	CH21-B	CH21-C	CH21-D	RS11
CH24-A	CH24-B	CH24-C	CH24-D	CH23-A	СН23-В	СН23-С	CH23-D	RS12

Register Name: Register Description: Register Address: RS1 to RS12

Receive Signaling Registers (T1 Mode, D4 Format)
60h to 6Bh

(MSB)							(LSB)
CH2-A	CH2-B	CH2-A	CH2-B	CH1-A	CH1-B	CH1-A	CH1-B
CH4-A	CH4-B	CH4-A	CH4-B	CH3-A	CH3-B	СНЗ-А	CH3-B
CH6-A	CH6-B	CH6-A	CH6-B	CH5-A	CH5-B	CH5-A	CH5-B
CH8-A	CH8-B	CH8-A	CH8-B	CH7-A	CH7-B	CH7-A	CH7-B
CH10-A	CH10-B	CH10-A	CH10-B	CH9-A	CH9-B	CH9-A	CH9-B
CH12-A	CH12-B	CH12-A	CH12-B	CH11-A	CH11-B	CH11-A	CH11-B
CH14-A	CH14-B	CH14-A	CH14-B	CH13-A	CH13-B	CH13-A	СН13-В
CH16-A	CH16-B	CH16-A	CH16-B	CH15-A	CH15-B	CH15-A	CH15-B
CH18-A	CH18-B	CH18-A	CH18-B	CH17-A	CH17-B	CH17-A	CH17-B
CH20-A	СН20-В	CH20-A	СН20-В	CH19-A	CH19-B	CH19-A	СН19-В
CH22-A	CH22-B	CH22-A	СН22-В	CH21-A	CH21-B	CH21-A	CH21-B
CH24-A	CH24-B	CH24-A	CH24-B	CH23-A	СН23-В	СН23-А	СН23-В

Note: In D4 format, TS1–TS12 contain signaling data for two frames. Bold type indicates data for second frame.

Register Name:	RS1 to RS16
Register Description:	Receive Signaling Registers (E1 Mode, CAS Format)
Register Address:	60h to 6Fh

(MSB)							(LSB)	
0	0	0	0	Х	Y	Х	Х	RS1
CH2-A	CH2-B	CH2-C	CH2-D	CH1-A	CH1-B	CH1-C	CH1-D	RS2
CH4-A	CH4-B	CH4-C	CH4-D	CH3-A	CH3-B	CH3-C	CH3-D	RS3
CH6-A	CH6-B	CH6-C	CH6-D	CH5-A	CH5-B	CH5-C	CH5-D	RS4
CH8-A	CH8-B	CH8-C	CH8-D	CH7-A	CH7-B	CH7-C	CH7-D	RS5
CH10-A	CH10-B	CH10-C	CH10-D	CH9-A	CH9-B	CH9-C	CH9-D	RS6
CH12-A	CH12-B	CH12-C	CH12-D	CH11-A	CH11-B	CH11-C	CH11-D	RS7
CH14-A	CH14-B	CH14-C	CH14-D	CH13-A	CH13-B	CH13-C	CH13-D	RS8
CH16-A	CH16-B	CH16-C	CH16-D	CH15-A	CH15-B	CH15-C	CH15-D	RS9
CH18-A	CH18-B	CH18-C	CH18-D	CH17-A	СН17-В	CH17-C	CH17-D	RS10
CH20-A	СН20-В	СН20-С	CH20-D	CH19-A	CH19-B	CH19-C	CH19-D	RS11
CH22-A	CH22-B	СН22-С	CH22-D	CH21-A	CH21-B	CH21-C	CH21-D	RS12
CH24-A	CH24-B	CH24-C	CH24-D	CH23-A	CH23-B	СН23-С	CH23-D	RS13
CH26-A	CH26-B	СН26-С	CH26-D	CH25-A	CH25-B	CH25-C	CH25-D	RS14
CH28-A	CH28-B	CH28-C	CH28-D	CH27-A	CH27-B	СН27-С	CH27-D	RS15
CH30-A	СН30-В	СН30-С	CH30-D	CH29-A	СН29-В	СН29-С	CH29-D	RS16

Register Name: Register Description: Register Address:

RS1 to RS16

Receive Signaling Registers (E1 Mode,	CCS Format)
60h to 6Fh	

(MSB)							(LSB)	1
1	2	3	4	5	6	7	8	RS1
9	10	11	12	13	14	15	16	RS2
17	18	19	20	21	22	23	24	RS3
25	26	27	28	29	30	31	32	RS4
33	34	35	36	37	38	39	40	RS5
41	42	43	44	45	46	47	48	RS6
49	50	51	52	53	54	55	56	RS7
57	58	59	60	61	62	63	64	RS8
65	66	67	68	69	70	71	72	RS9
73	74	75	76	77	78	79	80	RS10
81	82	83	84	85	86	87	88	RS11
89	90	91	92	93	94	95	96	RS12
97	98	99	100	101	102	103	104	RS13
105	106	107	108	109	110	111	112	RS14
113	114	115	116	117	118	119	120	RS15
121	122	123	124	125	126	127	128	RS16

Register Name:	RSCSE1, RSCSE2, RSCSE3, RSCSE4
Register Description:	Receive Signaling Change Of State Interrupt Enable
Register Address:	3Ch, 3Dh, 3Eh, 3Fh

(MSB)							(LSB)	
CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	RSCSE1
CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	RSCSE2
CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	RSCSE3
		CH30	CH29	CH28	CH27	CH26	CH25	RSCSE4

Setting any of the CH1 through CH30 bits in the RSCSE1 through RSCSE4 registers will cause an interrupt when that channel's signaling data changes state.

Register Name:	RSINFO1, RSINFO2, RSINFO3, RSINFO4
Register Description:	Receive Signaling Change Of State Information
Register Address:	38h, 39h, 3Ah, 3Bh

(MSB)							(LSB)]
CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	RSINFO1
CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	RSINFO2
CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	RSINFO3
		CH30	CH29	CH28	CH27	CH26	CH25	RSINFO4

When a channel's signaling data changes state, the respective bit in registers RSINFO1-4 will be set. If the channel was also enabled as an interrupt source by setting the appropriate bit in RSCSE1-4, an interrupt is generated. The bit will remain set until read.

17.2 Transmit Signaling




Figure 17-2. Simplified Diagram of Transmit Signaling Path

17.2.1 Processor-Based Transmit Signaling

In processor-based mode, signaling data is loaded into the transmit-signaling registers (TS1–TS16) via the host interface. On multiframe boundaries, the contents of these registers are loaded into a shift register for placement in the appropriate bit position in the outgoing data stream. The user can utilize the transmit multiframe interrupt in status register 4 (SR4.4) to know when to update the signaling bits. The user need not update any transmit signaling register for which there is no change of state for that register.

Each transmit signaling register contains the robbed-bit signaling (T1) or TS16 CAS signaling (E1) for two time slots that will be inserted into the outgoing stream if enabled to do so via T1TCR1.4 (T1 Mode) or E1TCR1.6 (E1 Mode). In T1 mode, only TS1 through TS12 are used.

Signaling data can be sourced from the TS registers on a per-channel basis by utilizing the softwaresignaling insertion-enable registers, SSIE1 through SSIE4.

17.2.1.1 T1 Mode

In T1 ESF framing mode, there are four signaling bits per channel (A, B, C, and D). TS1–TS12 contain a full multiframe of signaling data. In T1 D4 framing mode, there are only two signaling bits per channel (A and B). In T1 D4 framing mode, the framer uses the C and D bit positions as the A and B bit positions for the next multiframe. In D4 mode, two multiframes of signaling data can be loaded into TS1–TS12.

The framer will load the contents of TS1–TS12 into the outgoing shift register every other D4 multiframe. In D4 mode the host should load new contents into TS1–TS12 on every other multiframe boundary and no later than 120μ s after the boundary.

17.2.1.2 E1 Mode

In E1 mode, TS16 carries the signaling information. This information can be in either CCS (common channel signaling) or CAS (channel associated signaling) format. The 32 time slots are referenced by two different channel number schemes in E1. In channel numbering, TS0 through TS31 are labeled channels 1 through 32. In phone-channel numbering, TS1 through TS15 are labeled channel 1 through channel 15, and TS17 through TS31 are labeled channel 15 through channel 30.

Table 17-1. Time Slot Numbering Schemes

TS	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Channel	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
Phone		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15		16	17	18	19	20	21	22	23	24	25	26	27	28	29	30
Channel																																

Register Name:	TS1 to TS16
Register Description:	Transmit Signaling Registers (E1 Mode, CAS Format)
Register Address:	50h to 5Fh

(MSB)							(LSB)]
0	0	0	0	Х	Y	Х	Х	TS1
CH2-A	CH2-B	CH2-C	CH2-D	CH1-A	CH1-B	CH1-C	CH1-D	TS2
CH4-A	CH4-B	CH4-C	CH4-D	CH3-A	CH3-B	CH3-C	CH3-D	TS3
CH6-A	CH6-B	CH6-C	CH6-D	CH5-A	CH5-B	CH5-C	CH5-D	TS4
CH8-A	CH8-B	CH8-C	CH8-D	CH7-A	CH7-B	CH7-C	CH7-D	TS5
CH10-A	CH10-B	CH10-C	CH10-D	CH9-A	CH9-B	CH9-C	CH9-D	TS6
CH12-A	CH12-B	CH12-C	CH12-D	CH11-A	CH11-B	CH11-C	CH11-D	TS7
CH14-A	CH14-B	CH14-C	CH14-D	CH13-A	CH13-B	CH13-C	CH13-D	TS8
CH16-A	CH16-B	CH16-C	CH16-D	CH15-A	CH15-B	CH15-C	CH15-D	TS9
CH18-A	CH18-B	CH18-C	CH18-D	CH17-A	CH17-B	CH17-C	CH17-D	TS10
CH20-A	СН20-В	СН20-С	CH20-D	CH19-A	CH19-B	CH19-C	CH19-D	TS11
CH22-A	CH22-B	CH22-C	CH22-D	CH21-A	CH21-B	CH21-C	CH21-D	TS12
CH24-A	CH24-B	CH24-C	CH24-D	CH23-A	СН23-В	СН23-С	CH23-D	TS13
CH26-A	CH26-B	CH26-C	CH26-D	CH25-A	СН25-В	CH25-C	CH25-D	TS14
CH28-A	CH28-B	CH28-C	CH28-D	CH27-A	СН27-В	СН27-С	CH27-D	TS15
CH30-A	СН30-В	СН30-С	CH30-D	CH29-A	СН29-В	СН29-С	CH29-D	TS16

Register Name: Register Description: Register Address:

TS1 to TS16

Transmit Signaling Registers (E1 Mode, CCS Format) 50h to 5Fh

(MSB)							(LSB)]
1	2	3	4	5	6	7	8	TS1
9	10	11	12	13	14	15	16	TS2
17	18	19	20	21	22	23	24	TS3
25	26	27	28	29	30	31	32	TS4
33	34	35	36	37	38	39	40	TS5
41	42	43	44	45	46	47	48	TS6
49	50	51	52	53	54	55	56	TS7
57	58	59	60	61	62	63	64	TS8
65	66	67	68	69	70	71	72	TS9
73	74	75	76	77	78	79	80	TS10
81	82	83	84	85	86	87	88	TS11
89	90	91	92	93	94	95	96	TS12
97	98	99	100	101	102	103	104	TS13
105	106	107	108	109	110	111	112	TS14
113	114	115	116	117	118	119	120	TS15
121	122	123	124	125	126	127	128	TS16

Register Name:	TS1 to TS16
Register Description:	Transmit Signaling Registers (T1 Mode, ESF Format)
Register Address:	50h to 5Bh

(MSB)							(LSB)	
CH2-A	CH2-B	CH2-C	CH2-D	CH1-A	CH1-B	CH1-C	CH1-D	TS1
CH4-A	CH4-B	CH4-C	CH4-D	CH3-A	CH3-B	CH3-C	CH3-D	TS2
CH6-A	CH6-B	CH6-C	CH6-D	CH5-A	CH5-B	CH5-C	CH5-D	TS3
CH8-A	CH8-B	CH8-C	CH8-D	CH7-A	CH7-B	CH7-C	CH7-D	TS4
CH10-A	CH10-B	CH10-C	CH10-D	CH9-A	CH9-B	CH9-C	CH9-D	TS5
CH12-A	CH12-B	CH12-C	CH12-D	CH11-A	CH11-B	CH11-C	CH11-D	TS6
CH14-A	CH14-B	CH14-C	CH14-D	CH13-A	CH13-B	CH13-C	CH13-D	TS7
CH16-A	CH16-B	CH16-C	CH16-D	CH15-A	CH15-B	CH15-C	CH15-D	TS8
CH18-A	CH18-B	CH18-C	CH18-D	CH17-A	CH17-B	CH17-C	CH17-D	TS9
CH20-A	СН20-В	CH20-C	CH20-D	CH19-A	CH19-B	CH19-C	CH19-D	TS10
CH22-A	CH22-B	CH22-C	CH22-D	CH21-A	CH21-B	CH21-C	CH21-D	TS11
CH24-A	CH24-B	CH24-C	CH24-D	CH23-A	CH23-B	СН23-С	CH23-D	TS12

Register Name: Register Description: Register Address: TS1 to TS16 Transmit Signaling Registers (T1 Mode, D4 Format) 50h to 5Bh

(MSB)							(LSB)	Ţ
CH2-A	CH2-B	CH2-A	CH2-B	CH1-A	CH1-B	CH1-A	CH1-B	TS1
CH4-A	CH4-B	CH4-A	CH4-B	CH3-A	CH3-B	CH3-A	CH3-B	TS2
CH6-A	CH6-B	CH6-A	CH6-B	CH5-A	CH5-B	CH5-A	CH5-B	TS3
CH8-A	CH8-B	CH8-A	CH8-B	CH7-A	CH7-B	CH7-A	CH7-B	TS4
CH10-A	CH10-B	CH10-A	CH10-B	CH9-A	CH9-B	CH9-A	CH9-B	TS5
CH12-A	CH12-B	CH12-A	CH12-B	CH11-A	CH11-B	CH11-A	CH11-B	TS6
CH14-A	CH14-B	CH14-A	CH14-B	CH13-A	СН13-В	CH13-A	СН13-В	TS7
CH16-A	CH16-B	CH16-A	CH16-B	CH15-A	CH15-B	CH15-A	CH15-B	TS8
CH18-A	CH18-B	CH18-A	CH18-B	CH17-A	CH17-B	CH17-A	CH17-B	TS9
CH20-A	СН20-В	CH20-A	СН20-В	CH19-A	CH19-B	CH19-A	СН19-В	TS10
CH22-A	CH22-B	CH22-A	CH22-B	CH21-A	CH21-B	CH21-A	CH21-B	TS11
CH24-A	CH24-B	CH24-A	CH24-B	CH23-A	СН23-В	СН23-А	СН23-В	TS12

Note: In D4 format, TS1–TS12 contain signaling data for two frames. Bold type indicates data for second frame.

17.2.2 Software Signaling Insertion Enable Registers, E1 CAS Mode

In E1 CAS mode, the CAS signaling alignment/alarm byte can be sourced from the transmit signaling registers along with the signaling data.

Register Name:	SSIE1
Register Description:	Software Signaling Insertion Enable 1
Register Address:	08h

Bit #	7	6	5	4	3	2	1	0
Name	CH7	CH6	CH5	CH4	CH3	CH2	CH1	UCAW
Default	0	0	0	0	0	0	0	0

Bit 0/Upper CAS Align/Alarm Word (UCAW). Selects the upper CAS align/alarm pattern (0000) to be sourced from the upper 4 bits of the TS1 register.

0 = do not source the upper CAS align/alarm pattern from the TS1 register

1 = source the upper CAS align/alarm pattern from the TS1 register

Bits 1 to 7/Software Signaling Insertion Enable for Channels 1 to 7 (CH1 to CH7). These bits determine which channels are to have signaling inserted form the Transmit Signaling registers.

- 0 = do not source signaling data from the TSx registers for this channel
- 1 = source signaling data from the TSx registers for this channel

Register N Register D Register A	escription:	SSIE2 Softwa 09h	re Signaling	g Insertion l	Enable 2			
Bit #	7	6	5	4	3	2	1	0
Name	CH15	CH14	CH13	CH12	CH11	CH10	CH9	CH8
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Software Signaling Insertion Enable for Channels 8 to 15 (CH8 to CH15). These bits determine which channels are to have signaling inserted form the transmit signaling registers.

0 = do not source signaling data from the TS registers for this channel

1 = source signaling data from the TS registers for this channel

Register Name:	SSIE3
Register Description:	Software Signaling Insertion Enable 3
Register Address:	0Ah

Bit #	7	6	5	4	3	2	1	0
Name	CH22	CH21	CH20	CH19	CH18	CH17	CH16	LCAW
Default	0	0	0	0	0	0	0	0

Bit 0/Lower CAS Align/Alarm Word (LCAW). Selects the lower CAS align/alarm bits (xyxx) to be sourced from the lower 4 bits of the TS1 register.

0 = do not source the lower CAS align/alarm bits from the TS1 register

1 = source the lower CAS alarm align/bits from the TS1 register

Bits 1 to 7/Software Signaling Insertion Enable for LCAW and Channels 16 to 22 (CH16 to CH22). These bits determine which channels are to have signaling inserted form the Transmit Signaling registers.

0 = do not source signaling data from the TSx registers for this channel

1 = source signaling data from the TSx registers for this channel

Register Name:	SSIE4
Register Description:	Software Signaling Insertion Enable 4
Register Address:	0Bh

Bit #	7	6	5	4	3	2	1	0
Name	CH30	CH29	CH28	CH27	CH26	CH25	CH24	CH23
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Software Signaling Insertion Enable for Channels 23 to 30 (CH23 to CH30). These bits determine which channels are to have signaling inserted form the transmit signaling registers.

0 = do not source signaling data from the TS registers for this channel

1 = source signaling data from the TS registers for this channel

17.2.3 Software Signaling Insertion Enable Registers, T1 Mode

In T1 mode, only registers SSIE1 through SSIE3 are used since there are only 24 channels in a T1 frame.

Register Name:	SSIE1
Register Description:	Software Signaling Insertion Enable 1
Register Address:	08h

Bit #	7	6	5	4	3	2	1	0
Name	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Software Signaling Insertion Enable for and Channels 1 to 8 (CH1 to CH8). These bits determine what channels are to have signaling inserted form the transmit signaling registers.

0 =do not source signaling data from the TSx registers for this channel

1 = source signaling data from the TSx registers for this channel

Bit #	7	6	5	4	3	2	1	0
Name	CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Software Signaling Insertion Enable for Channels 9 to 16 (CH9 to CH16). These bits determine what channels are to have signaling inserted form the transmit signaling registers.

0 = do not source signaling data from the TSx registers for this channel

1 = source signaling data from the TSx registers for this channel

Register Name:	SSIE3
Register Description:	Software Signaling Insertion Enable 3
Register Address:	0Ah

Bit #	7	6	5	4	3	2	1	0
Name	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Software Signaling Insertion Enable for and Channels 17 to 24 (CH17 to CH24). These bits determine what channels are to have signaling inserted form the transmit signaling registers.

0 = do not source signaling data from the TSx registers for this channel

1 = source signaling data from the TSx registers for this channel

17.2.4 Hardware-Based Transmit Signaling

In hardware-based mode, signaling data is input via the TSIG pin. This signaling PCM stream is buffered and inserted to the data stream being input at the TSER pin.

Signaling data can be input on a per-channel basis via the transmit-hardware signaling-channel select (THSCS) function. The framer can be set up to take the signaling data presented at the TSIG pin and insert the signaling data into the PCM data stream that is being input at the TSER pin. The user has the ability to control what channels are to have signaling data from the TSIG pin inserted into them on a per-channel basis. See the *Special Per-Channel Operation* section. The signaling insertion capabilities of the framer are available whether the transmit-side elastic store is enabled or disabled. If the elastic store is enabled, the backplane clock (TSYSCLK) can be either 1.544MHz or 2.048MHz.

18. PER-CHANNEL IDLE CODE GENERATION

Channel data can be replaced by an idle code on a per-channel basis in the transmit and receive directions. When operated in the T1 mode, only the first 24 channels are used; the remaining channels, CH25–CH32 are not used.

The DS21455/DS21458 contain a 64-byte idle code array accessed by the idle array address register (IAAR) and the per-channel idle code register (PCICR). The contents of the array contain the idle codes to be substituted into the appropriate transmit or receive channels. This substitution can be enabled and disabled on a per-channel basis by the transmit-channel idle-code enable registers (TCICE1–4) and receive-channel idle-code enable registers (RCICE1–4).

To program idle codes, first select a channel by writing to the IAAR register. Then write the idle code to the PCICR register.

Bits 6 and 7 (GTIC, GRIC) of the IAAR register can be used to block write a common idle code to all transmit or receive positions in the array with a single write to the PCICR register. The user can use the block write feature to set a common idle code for all transmit and receive channels in the IAAR by setting both GTIC and GRIC = 1. When a block write is enabled by GTIC or GRIC, the value placed in the PCICR register will be written to all addresses in the transmit or receive idle array and to whatever address is in the lower 6 bits of the IAAR register. Therefore, when enabling only one of the block functions, GTIC or GRIC, the user must set the lower 6 bits of the IAAR register to any address in that block. Bits 6 and 7 of the IAAR register must be set = 0 for read operations.

The TCICE1–4 and RCICE1–4 are used to enable idle-code replacement on a per-channel basis.

BITS 0-5 OF IAAR REGISTER	MAPS TO CHANNEL
0	Transmit Channel 1
1	Transmit Channel 2
2	Transmit Channel 3
30	Transmit Channel 31
31	Transmit Channel 32
32	Receive Channel 1
33	Receive Channel 2
34	Receive Channel 3
62	Receive Channel 31
63	Receive Channel 32

Table 18-1. Idle Code Array Address Mapping

18.1 Idle Code Programming Examples

The following example sets transmit channel 3 idle code to 7Eh:

Write IAAR = 02h	;select channel 3 in the array
Write PCICR = 7Eh	;set idle code to 7Eh

The following example sets transmit channels 3, 4, 5, and 6 idle code to 7Eh and enables transmission of idle codes for those channels:

Write IAAR = 02h	;select channel 3 in the array
Write PCICR = 7Eh	;set channel 3 idle code to 7Eh
Write PCICR = 7Eh	;set channel 4 idle code to 7Eh
Write PCICR = 7Eh	;set channel 5 idle code to 7Eh
Write PCICR = 7Eh	;set channel 6 idle code to 7Eh
Write TCICE1 = 3Ch	;enable transmission of idle codes for channels 3, 4, 5, and 6

The following example sets transmit channels 3, 4, 5, and 6 idle code to 7Eh, EEh, FFh, and 7Eh respectively:

Write IAAR = 02h Write PCICR = 7Eh Write PCICR = EEh Write PCICR = FFh Write PCICR = 7Eh

The following example sets all transmit idle codes to 7Eh:

Write IAAR = 40h Write PCICR = 7Eh

The following example sets all receive and transmit idle codes to 7Eh and enables idle code substitution in all E1 transmit and receive channels:

;enable block write to all transmit and receive positions in the array :7Eh is idle code
;enable idle code substitution for transmit channels 2 through 8
;Although an idle code was programmed for channel 1 by the block write ;function above,
enabling it for channel 1 would step on the frame ;alignment, alarms, and Sa bits
;enable idle code substitution for transmit channels 9 through 16
;enable idle code substitution for transmit channels 18 through 24
;Although an idle code was programmed for channel 17 by the block write ;function above,
enabling it for channel 17 would step on the CAS frame ;alignment, and signaling information
;enable idle code substitution for transmit channels 25 through 32
;enable idle code substitution for receive channels 2 through 8
;enable idle code substitution for receive channels 9 through 16
;enable idle code substitution for receive channels 18 through 24
;enable idle code substitution for receive channels 25 through 32

 $\frac{0}{1AA0}$

Register Na	ame:	IAAR							
Register D	escription:	Idle Array Address Register							
Register A	ddress:	7Eh							
Bit #	7	6	5	4	3	2	1		
Name	GRIC	GTIC	IAA5	IAA4	IAA3	IAA2	IAA1		
Default	0	0	0	0	0	0	0		

Bits 0 to 5/Channel Pointer Address Bits (IAA0 to IAA5). IAA0 is the LSB of the 5-bit Channel Code.

Bit 6/Global Transmit Idle Code (GTIC). Setting this bit will cause all transmit idle codes to be set to the value written to the PCICR register. When using this bit, the user must place any transmit address in the IAA0 through IAA5 bits (00h–1Fh). This bit must be set = 0 for read operations.

Bit 7/Global Receive Idle Code (GRIC). Setting this bit will cause all receive idle codes to be set to the value written to the PCICR register. When using this bit, the user must place any receive address in the IAA0 through IAA5 bits (20h-3Fh). This bit must be set = 0 for read operations.

Register Name:	PCICR
Register Description:	Per-Channel Idle Code Register
Register Address:	7Fh

Bit #	7	6	5	4	3	2	1	0
Name	C7	C6	C5	C4	C3	C2	C1	C0
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Per-Channel Idle Code Bits (C0 to C7). C0 is the LSB of the code (this bit is transmitted last).

The TCICE1/2/3/4 are used to determine which of the 24 T1 or 32 E1 channels from the backplane to the T1 or E1 line should be overwritten with the code placed in the per-channel code array.

Register N Register D Register A	escription:	TCICI Transı 80h	E1 nit Channel	Idle Code	Enable Regi	ster 1		
Bit #	7	6	5	4	3	2	1	0
Name	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Transmit Channels 1 to 8 Code Insertion Control Bits (CH1 to CH8).

0 = do not insert data from the idle code array into the transmit data stream

1 = insert data from the idle code array into the transmit data stream

Register N Register D Register A	escription:	TCICH Transı 81h		Idle Code	Enable Regi	ister 2		
Bit #	7	6	5	4	3	2	1	0
Name	CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Transmit Channels 9 to 16 Code Insertion Control Bits (CH9 to CH16).

0 = do not insert data from the idle code array into the transmit data stream

1 = insert data from the idle code array into the transmit data stream

0 CH17

0

Register N Register D Register A	escription:	TCICI Transı 82h	-	Idle Code	ister 3		
Bit #	7	6	5	4	3	2	1
Name	CH24	CH23	CH22	CH21	CH20	CH19	CH18

Bits 0 to 7/Transmit Channels 17 to 24 Code Insertion Control Bits (CH17 to CH24).

0 = do not insert data from the idle code array into the transmit data stream

1 = insert data from the idle code array into the transmit data stream

0

Register Name:	TCICE4
Register Description:	Transmit Channel Idle Code Enable Register 4
Register Address:	83h

0

0

Default

Bit #	7	6	5	4	3	2	1	0
Name	CH32	CH31	CH30	CH29	CH28	CH27	CH26	CH25
Default	0	0	0	0	0	0	0	0

0

0

0

0

Bits 0 to 7/Transmit Channels 25 to 32 Code Insertion Control Bits (CH25 to CH32).

0 = do not insert data from the idle code array into the transmit data stream

1 = insert data from the idle code array into the transmit data stream

The receive-channel idle-code enable registers (RCICE1/2/3/4) are used to determine which of the 24 T1 or 32 E1 channels from the backplane to the T1 or E1 line should be overwritten with the code placed in the per-channel code array.

Register Name:	RCICE1
Register Description:	Receive Channel Idle Code Enable Register 1
Register Address:	84h

Bit #	7	6	5	4	3	2	1	0
Name	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Receive Channels 1 to 8 Code Insertion Control Bits (CH1 to CH8).

0 = do not insert data from the idle code array into the receive data stream

1 = insert data from the idle code array into the receive data stream

Register Name:	RCICE2
Register Description:	Receive Channel Idle Code Enable Register 2
Register Address:	85h

Bit #	7	6	5	4	3	2	1	0
Name	CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Receive Channels 9 to 16 Code Insertion Control Bits (CH9 to CH16).

0 = do not insert data from the idle code array into the receive data stream

1 = insert data from the idle code array into the receive data stream

Register Name: Register Description: Register Address:		RCICI Receiv 86h	-	dle Code Ei	nable Regis	ter 3
D:+ #	7	6	5	4	2	C

Bit #	7	6	5	4	3	2	1	0
Name	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Receive Channels 17 to 24 Code Insertion Control Bits (CH17 to CH24).

0 = do not insert data from the idle code array into the receive data stream

1 = insert data from the idle code array into the receive data stream

Register N Register D Register A	escription:	RCICH Receive 87h	E4 e Channel I	dle Code Ei	nable Regis	ter 4	
Dit #	7	6	5	4	2	C	

Bit #	7	6	5	4	3	2	1	0
Name	CH32	CH31	CH30	CH29	CH28	CH27	CH26	CH25
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Receive Channels 25 to 32 Code Insertion Control Bits (CH25 to CH32).

0 = do not insert data from the idle code array into the receive data stream

1 = insert data from the idle code array into the receive data stream

1

CH10

0

0

CH9

0

19. CHANNEL BLOCKING REGISTERS

The receive-channel blocking registers (RCBR1/RCBR2/RCBR3/RCBR4) and the transmit-channel blocking registers (TCBR1/TCBR2/TCBR3/TCBR4) control the RCHBLK and TCHBLK pins, respectively. The RCHBLK and TCHBLK pins are user-programmable outputs that can be forced high or low during individual channels. These outputs can be used to block clocks to a USART or LAPD controller in ISDN–PRI applications. When the appropriate bits are set to a one, the RCHBLK and TCHBLK pins are user-programmable outputs that can be forced high or low during individual channels. These outputs can be used to block clocks to a USART or LAPD controller in ISDN–PRI applications. When the appropriate bits are set to a one, the RCHBLK and TCHBLK pin will be held high during the entire corresponding channel time. Channels 25 through 32 are ignored when the device is operated in the T1 mode.

Also, the DS21455/DS21458 can internally generate and output a bursty clock on a per-channel basis (N x 64kbps / 56kbps). See the *Fractional T1/E1 Support* section.

Register Name:RCBR1Register Description:Receive Channel Blocking Register 1Register Address:88h

Bit #	7	6	5	4	3	2	1	0
Name	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1
Default	0	0	0	0	0	0	0	0

0

0

0

Bits 0 to 7/Receive Channels 1 to 8 Channel Blocking Control Bits (CH1 to CH8).

0 = force the RCHBLK pin to remain low during this channel time

1 = force the RCHBLK pin high during this channel time

Register N Register D Register A	escription:	RCBR Receiv 89h		Blocking Re	gister 2		
Bit #	7	6	5	4	3	2	
Name	CH16	CH15	CH14	CH13	CH12	CH11	

0

Bits 0 to 7/Receive Channels 9 to 16 Channel Blocking Control Bits (CH9 to CH16).

0 = force the RCHBLK pin to remain low during this channel time

1 = force the RCHBLK pin high during this channel time

0

Default

0

Register Name:	RCBR3
Register Description:	Receive Channel Blocking Register 3
Register Address:	8Ah

Bit #	7	6	5	4	3	2	1	0
Name	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Receive Channels 17 to 24 Channel Blocking Control Bits (CH17 to CH24).

- 0 = force the RCHBLK pin to remain low during this channel time
- 1 = force the RCHBLK pin high during this channel time

Register Name:	RCBR4
Register Description:	Receive Channel Blocking Register 4
Register Address:	8Bh

Bit #	7	6	5	4	3	2	1	0
Name	CH32	CH31	CH30	CH29	CH28	CH27	CH26	CH25
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Receive Channels 25 to 32 Channel Blocking Control Bits (CH25 to CH32).

0 = force the RCHBLK pin to remain low during this channel time

1 = force the RCHBLK pin high during this channel time

Register Name:	TCBR1
Register Description:	Transmit Channel Blocking Register 1
Register Address:	8Ch

Bit #	7	6	5	4	3	2	1	0
Name	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Transmit Channels 1 to 8 Channel Blocking Control Bits (CH1 to CH8).

- 0 = force the TCHBLK pin to remain low during this channel time
- 1 = force the TCHBLK pin high during this channel time

Register Name:	TCBR2
Register Description:	Transmit Channel Blocking Register 2
Register Address:	8Dh

Bit #	7	6	5	4	3	2	1	0
Name	CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Transmit Channels 9 to 16 Channel Blocking Control Bits (CH9 to CH16).

0 = force the TCHBLK pin to remain low during this channel time

1 = force the TCHBLK pin high during this channel time

Register Name:		TCBR3							
Register Description:		Transmit Channel Blocking Register 3							
Register Address:		8Eh							
Bit #	7	6	5	4	3				

Bit #	7	6	5	4	3	2	1	0
Name	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Transmit Channels 17 to 24 Channel Blocking Control Bits (CH17 to CH24).

- 0 = force the TCHBLK pin to remain low during this channel time
- 1 = force the TCHBLK pin high during this channel time

Register Name:	TCBR4
Register Description:	Transmit Channel Blocking Register 4
Register Address:	8Fh

Bit #	7	6	5	4	3	2	1	0
Name	CH32	CH31	CH30	CH29	CH28	CH27	CH26	CH25
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Transmit Channels 25 to 32 Channel Blocking Control Bits (CH25 to CH32).

0 = force the TCHBLK pin to remain low during this channel time

1 = force the TCHBLK pin high during this channel time

20. ELASTIC STORES OPERATION

The DS21455/DS21458 contain dual two-frame, fully independent elastic stores, one for the receive direction and one for the transmit direction. The transmit- and receive-side elastic stores can be enabled/disabled independent of each other. Also, each elastic store can interface to either a 1.544MHz or 2.048MHz/4.096MHz/8.192MHz/16.384MHz backplane without regard to the backplane rate to which the other elastic store is interfacing.

The elastic stores have two main purposes. First, they can be used for rate conversion. When the device is in the T1 mode, the elastic stores can rate-convert the T1 data stream to a 2.048MHz backplane. In E1 mode, the elastic store can rate-convert the E1 data stream to a 1.544MHz backplane. Second, they can be used to absorb the differences in frequency and phase between the T1 or E1 data stream and an asynchronous (not locked) backplane clock (which can be 1.544MHz or 2.048MHz). In this mode, the elastic stores will manage the rate difference and perform controlled slips, deleting or repeating frames of data in order to manage the difference between the network and the backplane.

The elastic stores can also be used to multiplex T1 or E1 data streams into higher backplane rates. See the *Interleaved PCM Bus Operation* section.

Register Name:	ESCR
Register Description:	Elastic Store Control Register
Register Address:	4Fh

Bit #	7	6	5	4	3	2	1	0
Name	TESALGN	TESR	TESMDM	TESE	RESALGN	RESR	RESMDM	RESE
Default	0	0	0	0	0	0	0	0

Bit 0/Receive Elastic Store Enable (RESE).

0 =elastic store is bypassed

1 =elastic store is enabled

Bit 1/Receive Elastic Store Minimum Delay Mode (RESMDM). See the Minimum Delay Mode section for details.

0 = elastic stores operate at full two frame depth

1 = elastic stores operate at 32-bit depth

Bit 2/Receive Elastic Store Reset (RESR). Setting this bit from a zero to a one forces the read and write pointers into opposite frames, maximizing the delay through the receive elastic store. Should be toggled after RSYSCLK has been applied and is stable. See the *Elastic Stores Initialization* section for details. Do not leave this bit set HIGH.

Bit 3/Receive Elastic Store Align (RESALGN). Setting this bit from a zero to a one will force the receive elastic store's write/read pointers to a minimum separation of half a frame. No action will be taken if the pointer separation is already greater or equal to half a frame. If pointer separation is less than half a frame, the command will be executed and the data will be disrupted. Should be toggled after RSYSCLK has been applied and is stable. Must be cleared and set again for a subsequent align. See the *Elastic Stores Initialization* section for details.

Bit 4/Transmit Elastic Store Enable (TESE).

0 =elastic store is bypassed

1 =elastic store is enabled

Bit 5/Transmit Elastic Store Minimum Delay Mode (TESMDM). See the Minimum Delay Mode section for details.

- 0 = elastic stores operate at full two frame depth
- 1 = elastic stores operate at 32-bit depth

Bit 6/Transmit Elastic Store Reset (TESR). Setting this bit from a zero to a one forces the read and write pointers into opposite frames, maximizing the delay through the transmit elastic store. Transmit data is lost during the reset. Should be toggled after TSYSCLK has been applied and is stable. See the *Elastic Stores Initialization* section for details. Do not leave this bit set HIGH.

Bit 7/Transmit Elastic Store Align (TESALGN). Setting this bit from a zero to a one will force the transmit elastic store's write/read pointers to a minimum separation of half a frame. No action will be taken if the pointer separation is already greater or equal to half a frame. If pointer separation is less than half a frame, the command will be executed and the data will be disrupted. Should be toggled after TSYSCLK has been applied and is stable. Must be cleared and set again for a subsequent align. See the *Elastic Stores Initialization* section for details.

0		SR5 Status 1Eh	Register 5					
Bit #	7	6	5	4	3	2	1	0
Name	—	_	TESF	TESEM	TSLIP	RESF	RESEM	RSLIP
Default	0	0	0	0	0	0	0	0

Bit 0/Receive Elastic Store Slip Occurrence Event (RSLIP). Set when the receive elastic store has either repeated or deleted a frame.

Bit 1/Receive Elastic Store Empty Event (RESEM). Set when the receive elastic store buffer empties and a frame is repeated.

Bit 2/Receive Elastic Store Full Event (RESF). Set when the receive elastic store buffer fills and a frame is deleted.

Bit 3/Transmit Elastic Store Slip Occurrence Event (TSLIP). Set when the transmit elastic store has either repeated or deleted a frame.

Bit 4/Transmit Elastic Store Empty Event (TESEM). Set when the transmit elastic store buffer empties and a frame is repeated.

Bit 5/Transmit Elastic Store Full Event (TESF). Set when the transmit elastic store buffer fills and a frame is deleted.

Register Name:	IMR5
Register Description:	Interrupt Mask Register 5
Register Address:	1Fh

Bit #	7	6	5	4	3	2	1	0
Name	_		TESF	TESEM	TSLIP	RESF	RESEM	RSLIP
Default	0	0	0	0	0	0	0	0

Bit 0/Receive Elastic Store Slip Occurrence Event (RSLIP).

0 =interrupt masked

1 = interrupt enabled

Bit 1/Receive Elastic Store Empty Event (RESEM).

- 0 =interrupt masked
- 1 = interrupt enabled

Bit 2/Receive Elastic Store Full Event (RESF).

- 0 = interrupt masked
- 1 =interrupt enabled

Bit 3/Transmit Elastic Store Slip Occurrence Event (TSLIP).

- 0 =interrupt masked
- 1 = interrupt enabled

Bit 4/Transmit Elastic Store Empty Event (TESEM).

- 0 =interrupt masked
- 1 = interrupt enabled

Bit 5/Transmit Elastic Store Full Event (TESF).

- 0 = interrupt masked
- 1 = interrupt enabled

20.1 Receive Side

See the IOCR1 and IOCR2 registers for information on clock and I/O configurations.

If the receive-side elastic store is enabled, then the user must provide either a 1.544MHz or 2.048MHz clock at the RSYSCLK pin. For higher rate system-clock applications, see the *Interleaved PCM Bus Operation* section. The user has the option of either providing a frame/multiframe sync at the RSYNC pin or having the RSYNC pin provide a pulse on frame/multiframe boundaries. If signaling reinsertion is enabled, signaling data in TS16 is realigned to the multiframe-sync input on RSYNC. Otherwise, a multiframe-sync input on RSYNC is treated as a simple frame boundary by the elastic store. The framer will always indicate frame boundaries on the network side of the elastic store via the RFSYNC output whether the elastic store is enabled or not. Multiframe boundaries will always be indicated via the RMSYNC output. If the elastic store is enabled, then RMSYNC will output the multiframe boundary on the backplane side of the elastic store.

20.1.1 T1 Mode

If the user selects to apply a 2.048MHz clock to the RSYSCLK pin, then the data output at RSER will be forced to all ones every fourth channel and the F-bit will be passed into the MSB of TS0. Hence, channels 1 (bits 1–7), 5, 9, 13, 17, 21, 25, and 29 (time slots 0 (bits 1–7), 4, 8, 12, 16, 20, 24, and 28) will be forced to a one. Also, in 2.048MHz applications, the RCHBLK output will be forced high during the same channels as the RSER pin. This is useful in T1 to E1 conversion applications. If the two-frame elastic buffer either fills or empties, a controlled slip will occur. If the buffer empties, then a full frame of data will be repeated at RSER and the SR5.0 and SR5.1 bits will be set to a one. If the buffer fills, then a full frame of data will be deleted and the SR5.0 and SR5.2 bits will be set to a one.

20.1.2 E1 Mode

If the elastic store is enabled, then either CAS or CRC-4 multiframe boundaries will be indicated via the RMSYNC output. If the user selects to apply a 1.544MHz clock to the RSYSCLK pin, then every fourth channel of the received E1 data will be deleted and a F-bit position (which will be forced to one) will be inserted. Hence, channels 1, 5, 9, 13, 17, 21, 25, and 29 (time slots 0, 4, 8, 12, 16, 20, 24, and 28) will be deleted from the received E1 data stream. Also, in 1.544MHz applications, the RCHBLK output will not be active in channels 25 through 32 (or in other words, RCBR4 is not active). If the two-frame elastic buffer either fills or empties, a controlled slip will occur. If the buffer empties, then a full frame of data will be repeated at RSER and the SR5.0 and SR5.1 bits will be set to a one. If the buffer fills, then a full frame of data will be deleted and the SR5.0 and SR5.2 bits will be set to a one.

20.2 Transmit Side

See the IOCR1 and IOCR2 registers for information on clock and I/O configurations.

The operation of the transmit elastic store is very similar to the receive side. If the transmit-side elastic store is enabled a 1.544MHz or 2.048MHz clock can be applied to the TSYSCLK input. For higher-rate system clock applications, see the *Interleaved PCM Bus Operation* section. Controlled slips in the transmit elastic store are reported in the SR5.3 bit and the direction of the slip is reported in the SR5.4 and SR5.5 bits.

20.2.1 T1 Mode

If the user selects to apply a 2.048MHz clock to the TSYSCLK pin, then the data input at TSER will be ignored every fourth channel. Hence, channels 1, 5, 9, 13, 17, 21, 25, and 29 (time slots 0, 4, 8, 12, 16, 20, 24, and 28) will be ignored. The user can supply frame or multiframe sync pulse to the TSSYNC input. Also, in 2.048MHz applications, the TCHBLK output will be forced high during the channels ignored by the framer.

20.2.2 E1 Mode

A 1.544MHz or 2.048MHz clock can be applied to the TSYSCLK input. The user must supply a framesync pulse or a multiframe-sync pulse to the TSSYNC input.

20.3 Elastic Stores Initialization

There are two elastic-store initializations that can be used to improve performance in certain applications: elastic store reset and elastic store align. Both of these involve the manipulation of the elastic store's read and write pointers and are useful primarily in synchronous applications (RSYSCLK/TSYSCLK are locked to RCLK/TCLK, respectively). See <u>Table 20-1</u> for details.

Table 20-1. Elastic Store Delay After Initialization

INITIALIZATION	REGISTER BIT	DELAY
Receive Elastic Store Reset	ESCR.2	8 Clocks < Delay < 1 Frame
Transmit Elastic Store Reset	ESCR.6	1 Frame < Delay < 2 Frames
Receive Elastic Store Align	ESCR.3	$\frac{1}{2}$ Frame < Delay < 1 $\frac{1}{2}$ Frames
Transmit Elastic Store Align	ESCR.7	¹ / ₂ Frame < Delay < 1 ¹ / ₂ Frames


20.4 Minimum-Delay Mode

When minimum delay mode is enabled the elastic stores will be forced to a maximum depth of 32 bits instead of the normal two-frame depth. ESCR.5 and ESCR.1 enable the transmit and receive elastic store minimum-delay modes. This feature is useful primarily in applications that interface T1 to a 2.048MHz bus without adding the latency that would be associated with using the elastic store in full buffer mode. **Certain restrictions apply when minimum delay mode is used.** Minimum-delay mode can only be used when the elastic store's system clock is locked to its network clock (e.g., RCLK locked to RSYSCLK for the receive side and TCLK locked to TSYSCLK for the transmit side). RSYNC must be configured as an output. In E1 operation TSYNC must be configured as an input when transmit minimum delay mode is enabled. In T1 operation TSYNC can be configured as an input or output when transmit minimum delay mode is enabled. In a typical application RSYSCLK and TSYSCLK are locked to RCLK, and RSYNC (frame output mode) is connected to TSSYNC (frame input mode). All of the slip contention logic in the framer is disabled (since slips cannot occur). On power-up, after the RSYSCLK and TSYSCLK signals have locked to their respective network clock signals, the elastic store reset bits (ESCR.2 and ESCR.6) should be toggled from a zero to a one to ensure proper operation.

21. G.706 INTERMEDIATE CRC-4 UPDATING (E1 MODE ONLY)

The DS21455/DS21458 can implement the G.706 CRC-4 recalculation at intermediate path points. When this mode is enabled, the data stream presented at TSER will already have the FAS/NFAS, CRC multiframe alignment word, and CRC-4 checksum in time slot 0. The user can modify the Sa bit positions; this change in data content will be used to modify the CRC-4 checksum. The modification, however, will not corrupt any error information the original CRC-4 checksum might contain. In this mode of operation, TSYNC must be configured to multiframe mode. The data at TSER must be aligned to the TSYNC signal. If TSYNC is an input then the user must assert TSYNC aligned at the beginning of the multiframe relative to TSER. If TSYNC is an output, the user must multiframe-align the data presented to TSER.





22. T1 BIT ORIENTED CODE (BOC) CONTROLLER

The DS21455/DS21458 contain a BOC generator on the transmit side and a BOC detector on the receive side. The BOC function is available only in T1 mode.

22.1 Transmit BOC

Bits 0 through 5 in the TFDL register contain the BOC message to be transmitted. Setting BOCC.0 = 1 causes the transmit BOC controller to immediately begin inserting the BOC sequence into the FDL bit position. The transmit BOC controller automatically provides the abort sequence. BOC messages will be transmitted as long as BOCC.0 is set.

To transmit a BOC, use the following:

- 1) Write 6-bit code into the TFDL register.
- 2) Set SBOC bit in BOCC register = 1.

22.2 Receive BOC

The receive BOC function is enabled by setting BOCC.4 = 1. The RFDL register will now operate as the receive BOC message and information register. The lower six bits of the RFDL register (BOC message bits) are preset to all ones. When the BOC bits change state, the BOC change of state indicator, SR8.0 will alert the host. The host will then read the RFDL register to get the BOC message. A change of state will occur when either a new BOC code has been present for time determined by the receive BOC filter bits, RBF0 and RBF1, in the BOCC register.

To receive a BOC, use the following:

- 1) Set integration time via BOCC.1 and BOCC.2.
- 2) Enable the receive BOC function (BOCC.4 = 1).
- 3) Enable interrupt (IMR8.0 = 1).
- 4) Wait for interrupt to occur.
- 5) Read the RFDL register.
- 6) The lower six bits of the RFDL register is the message.

Register Name: Register Description: Register Address:			BOCC BOC Control Register 37h							
Bit #	7	6	5	4	3	2	1	0		
Name		_		RBOCE	RBR	RBF1	RBF0	SBOC		
Default	0	0	0	0	0	0	0	0		

Bit 0/Send BOC (SBOC). Set = 1 to transmit the BOC code placed in bits 0 to 5 of the TFDL register.

Bits 1 to 2/Receive BOC Filter Bits (RBF0, RBF1). The BOC filter sets the number of consecutive patterns that must be received without error prior to an indication of a valid message.

RBF1	RBF0	CONSECUTIVE BOC CODES FOR VALID SEQUENCE IDENTIFICATION
0	0	None
0	1	3
1	0	5
1	1	7

Bit 3/Receive BOC Reset (RBR). A 0 to 1 transition will reset the BOC circuitry. Must be cleared and set again for a subsequent reset.

Bit 4/Receive BOC Enable (RBOCE). Enables the receive BOC function. The RFDL register will report the received BOC code.

0 = receive BOC function disabled

1 = receive BOC function enabled. The RFDL register will report BOC messages

Bit 5/Unused, must be set to zero for proper operation.

Bit 6/Unused, must be set to zero for proper operation.

Bit 7/Unused, must be set to zero for proper operation.

Register Name:	RFDL (RFDL register bit usage when BOCC.4 = 1)
Register Description:	Receive FDL Register
Register Address:	C0h

Bit #	7	6	5	4	3	2	1	0
Name			RBOC5	RBOC4	RBOC3	RBOC2	RBOC1	RBOC0
Default	0	0	0	0	0	0	0	0

Bit 0/BOC Bit 0 (RBOC0).

Bit 1/BOC Bit 1 (RBOC1).

Bit 2/BOC Bit 2 (RBOC2).

Bit 3/BOC Bit 3 (RBOC3).

Bit 4/BOC Bit 4 (RBOC4).

Bit 5/BOC Bit 5 (RBOC5).

Bit 6/This bit position is unused when BOCC.4 = 1.

Bit 7/This bit position is unused when BOCC.4 = 1.

Register Name:	SR8
Register Description:	Status Register 8
Register Address:	24h

Bit #	7	6	5	4	3	2	1	0
Name		_	BOCC	RFDLAD	RFDLF	TFDLE	RMTCH	RBOC
Default	0	0	0	0	0	0	0	0

Bit 0/Receive BOC Detector Change of State Event (RBOC). Set whenever the BOC detector sees a change of state to a valid BOC. The setting of this bit prompts the user to read the RFDL register.

Bit 1/Receive FDL Match Event (RMTCH). Set whenever the contents of the RFDL register matches RFDLM1 or RFDLM2.

Bit 2/TFDL Register Empty Event(TFDLE). Set when the transmit FDL buffer (TFDL) empties.

Bit 3/RFDL Register Full Event (RFDLF). Set when the receive FDL buffer (RFDL) fills to capacity.

Bit 4/RFDL Abort Detect Event (RFDLAD). Set when eight consecutive ones are received on the FDL.

Bit 5/BOC Clear Event (BOCC). Set when 30 FDL bits occur without an abort sequence.

Register Name:	IMR8
Register Description:	Interrupt Mask Register 8
Register Address:	25h

Bit #	7	6	5	4	3	2	1	0
Name		_	BOCC	RFDLAD	RFDLF	TFDLE	RMTCH	RBOC
Default	0	0	0	0	0	0	0	0

Bit 0/Receive BOC Detector Change of State Event (RBOC).

0 =interrupt masked

1 = interrupt enabled

Bit 1/Receive FDL Match Event (RMTCH).

0 =interrupt masked

1 = interrupt enabled

Bit 2/TFDL Register Empty Event (TFDLE).

0 =interrupt masked

1 = interrupt enabled

Bit 3/RFDL Register Full Event (RFDLF).

- 0 =interrupt masked
- 1 = interrupt enabled

Bit 4/RFDL Abort Detect Event (RFDLAD).

0 =interrupt masked

1 = interrupt enabled

Bit 5/BOC Clear Event (BOCC).

0 =interrupt masked

1 = interrupt enabled

23. ADDITIONAL (Sa) AND INTERNATIONAL (Si) BIT OPERATION (E1 ONLY)

The DS21455/DS21458, when operated in the E1 mode, provide for access to both the Sa and the Si bits via three different methods. The first method is via a hardware scheme using the RLINK/RLCLK and TLINK/TLCLK pins. The second method involves using the internal RAF/RNAF and TAF/TNAF registers. The third method involves an expanded version of the second method.

23.1 Hardware Scheme (Method 1)

On the receive side, all of the received data is reported at the RLINK pin. Using the E1RCR2 register the user can control the RLCLK pin to pulse during any combination of Sa bits. This allows the user to create a clock that can be used to capture the needed Sa bits. If RSYNC is programmed to output a frame boundary, it will identify the Si bits.

On the transmit side, the individual Sa bits can be either sourced from the internal TNAF register or externally from the TLINK pin. Using the E1TCR2 register the framer can be programmed to source any combination of the Sa bits from the TLINK pin. Si bits can be sampled through the TSER pin if by setting E1TCR1.4 = 0.

23.2 Internal Register Scheme Based On Double-Frame (Method 2)

On the receive side, the RAF and RNAF registers will always report the data as it received in the Sa and Si bit locations. The RAF and RNAF registers are updated on align frame boundaries. The setting of the receive align frame bit in status register 4 (SR4.0) will indicate that the contents of the RAF and RNAF have been updated. The host can use the SR4.0 bit to know when to read the RAF and RNAF registers. The host has 250µs to retrieve the data before it is lost.

On the transmit side, data is sampled from the TAF and TNAF registers with the setting of the transmit align frame bit in status register 4 (SR4.3). The host can use the SR4.3 bit to know when to update the TAF and TNAF registers. It has 250µs to update the data or else the old data will be retransmitted. If the **TAF an TNAF registers are only being used to source the align frame and nonalign frame-sync patterns, then the host need only write once to these registers**. Data in the Si bit position will be overwritten if the framer is programmed: (1) to source the Si bits from the TSER pin, (2) in the CRC-4 mode, or (3) with automatic E-bit insertion enabled. Data in the Sa bit position will be overwritten if any of the E1TCR2.3 to E1TCR2.7 bits are set to one.

0

1

0

1

0

Register N Register D Register A	escription:	RAF Receiv C6h	e Align Fra				
Bit #	7	6	5	4	3	2	
Name	Si	0	0	1	1	0	T

0

0

0

0

Bit 0/Frame Alignment Signal Bit (1).

0

0

Default

Bit 1/Frame Alignment Signal Bit (1).

Bit 2/Frame Alignment Signal Bit (0).

Bit 3/Frame Alignment Signal Bit (1).

Bit 4/Frame Alignment Signal Bit (1).

Bit 5/Frame Alignment Signal Bit (0).

Bit 6/Frame Alignment Signal Bit (0).

Bit 7/International Bit (Si).

Register Name:	RNAF
Register Description:	Receive Nonalign Frame Register
Register Address:	C7h

Bit #	7	6	5	4	3	2	1	0
Name	Si	1	А	Sa4	Sa5	Sa6	Sa7	Sa8
Default	0	0	0	0	0	0	0	0

Bit 0/Additional Bit 8 (Sa8).

Bit 1/Additional Bit 7 (Sa7).

Bit 2/Additional Bit 6 (Sa6).

Bit 3/Additional Bit 5 (Sa5).

Bit 4/Additional Bit 4 (Sa4).

Bit 5 / Remote Alarm (A).

Bit 6/Frame Nonalignment Signal Bit (1).

Bit 7/International Bit (Si).

Register N Register D Register A	escription:	TAF Transı D0h	mit Align Fr	ame Regist	er				
Bit #	7	6	5	4	3	2	1	0	
Name	Si	0	0	1	1	0	1	1	1
Default	0	0	0	1	1	0	1	1	1

Bit 0/Frame Alignment Signal Bit (1).

Bit 1/Frame Alignment Signal Bit (1).

Bit 2/Frame Alignment Signal Bit (0).

Bit 3/Frame Alignment Signal Bit (1).

Bit 4/Frame Alignment Signal Bit (1).

Bit 5/Frame Alignment Signal Bit (0).

Bit 6/Frame Alignment Signal Bit (0).

Bit 7/International Bit (Si).

Register Name:	TNAF
Register Description:	Transmit Nonalign Frame Register
Register Address:	D1h

Bit #	7	6	5	4	3	2	1	0
Name	Si	1	А	Sa4	Sa5	Sa6	Sa7	Sa8
Default	0	1	0	0	0	0	0	0

Bit 0/Additional Bit 8 (Sa8).

Bit 1/Additional Bit 7 (Sa7).

Bit 2/Additional Bit 6 (Sa6).

Bit 3/Additional Bit 5 (Sa5).

Bit 4/Additional Bit 4 (Sa4).

Bit 5/Remote Alarm (used to transmit the alarm A).

Bit 6/Frame Nonalignment Signal Bit (1).

Bit 7/International Bit (Si).

23.3 Internal Register Scheme Based On CRC-4 Multiframe (Method 3)

On the receive side, there is a set of eight registers (RSiAF, RSiNAF, RRA, RSa4 to RSa8) that report the Si and Sa bits as they are received. These registers are updated with the setting of the receive CRC-4 multiframe bit in status register 2 (SR4.1). The host can use the SR4.1 bit to know when to read these registers. The user has 2ms to retrieve the data before it is lost. The MSB of each register is the first received. Please see the following register descriptions for more details.

On the transmit side, there is also a set of eight registers (TSiAF, TSiNAF, TRA, TSa4 to TSa8) that via the transmit Sa bit control register (TSaCR), can be programmed to insert both Si and Sa data. Data is sampled from these registers with the setting of the transmit multiframe bit in status register 2 (SR4.4). The host can use the SR4.4 bit to know when to update these registers. It has 2ms to update the data or else the old data will be retransmitted. The MSB of each register is the first bit transmitted. See the following register descriptions for details.

Register Name:	RSiAF
Register Description:	Receive Si Bits of the Align Frame
Register Address:	C8h

Bit #	7	6	5	4	3	2	1	0
Name	SiF0	SiF2	SiF4	SiF6	SiF8	SiF10	SiF12	SiF14
Default	0	0	0	0	0	0	0	0

Bit 0/Si Bit of Frame 14(SiF14).

Bit 1/Si Bit of Frame 12(SiF12).

Bit 2/Si Bit of Frame 10(SiF10).

Bit 3/Si Bit of Frame 8(SiF8).

Bit 4/Si Bit of Frame 6(SiF6).

Bit 5/Si Bit of Frame 4(SiF4).

Bit 6/Si Bit of Frame 2(SiF2).

Bit 7/Si Bit of Frame 0(SiF0).

Register Name:	RSiNAF
Register Description:	Receive Si Bits of the Nonalign Frame
Register Address:	C9h

Bit #	7	6	5	4	3	2	1	0
Name	SiF1	SiF3	SiF5	SiF7	SiF9	SiF11	SiF13	SiF15
Default	0	0	0	0	0	0	0	0

Bit 0/Si Bit of Frame 15(SiF15).

Bit 1/Si Bit of Frame 13(SiF13).

Bit 2/Si Bit of Frame 11(SiF11).

Bit 3/Si Bit of Frame 9(SiF9).

Bit 4/Si Bit of Frame 7(SiF7).

Bit 5/Si Bit of Frame 5(SiF5).

Bit 6/Si Bit of Frame 3(SiF3).

Bit 7/Si Bit of Frame 1(SiF1).

Register Name:	RRA
Register Description:	Receive Remote Alarm
Register Address:	CAh

Bit #	7	6	5	4	3	2	1	0
Name	RRAF1	RRAF3	RRAF5	RRAF7	RRAF9	RRAF11	RRAF13	RRAF15
Default	0	0	0	0	0	0	0	0

Bit 0/Remote Alarm Bit of Frame 15(RRAF15).

Bit 1/Remote Alarm Bit of Frame 13(RRAF13).

Bit 2/Remote Alarm Bit of Frame 11(RRAF11).

Bit 3/Remote Alarm Bit of Frame 9(RRAF9).

Bit 4/Remote Alarm Bit of Frame 7(RRAF7).

Bit 5/Remote Alarm Bit of Frame 5(RRAF5).

Bit 6/Remote Alarm Bit of Frame 3(RRAF3).

Bit 7/Remote Alarm Bit of Frame 1(RRAF1).

Register Name:	RSa4
Register Description:	Receive Sa4 Bits
Register Address:	CBh

Bit #	7	6	5	4	3	2	1	0
Name	RSa4F1	RSa4F3	RSa4F5	RSa4F7	RSa4F9	RSa4F11	RSa4F13	RSa4F15
Default	0	0	0	0	0	0	0	0

Bit 0/Sa4 Bit of Frame 15(RSa4F15).

Bit 1/Sa4 Bit of Frame 13(RSa4F13).

Bit 2/Sa4 Bit of Frame 11(RSa4F11).

Bit 3/Sa4 Bit of Frame 9(RSa4F9).

Bit 4/Sa4 Bit of Frame 7(RSa4F7).

Bit 5/Sa4 Bit of Frame 5(RSa4F5).

Bit 6/Sa4 Bit of Frame 3(RSa4F3).

Bit 7/Sa4 Bit of Frame 1(RSa4F1).

Register Name:	RSa5
Register Description:	Receive Sa5 Bits
Register Address:	CCh

Bit #	7	6	5	4	3	2	1	0
Name	RSa5F1	RSa5F3	RSa5F5	RSa5F7	RSa5F9	RSa5F11	RSa5F13	RSa5F15
Default	0	0	0	0	0	0	0	0

Bit 0/Sa5 Bit of Frame 15(RSa5F15).

Bit 1/Sa5 Bit of Frame 13(RSa5F13).

Bit 2/Sa5 Bit of Frame 11(RSa5F11).

Bit 3/Sa5 Bit of Frame 9(RSa5F9).

Bit 4/Sa5 Bit of Frame 7(RSa5F7).

Bit 5/Sa5 Bit of Frame 5(RSa5F5).

Bit 6/Sa5 Bit of Frame 3(RSa5F3).

Bit 7/Sa5 Bit of Frame 1(RSa5F1).

Register Name:	RSa6
Register Description:	Receive Sa6 Bits
Register Address:	CDh

Bit #	7	6	5	4	3	2	1	0
Name	RSa6F1	RSa6F3	RSa6F5	RSa6F7	RSa6F9	RSa6F11	RSa6F13	RSa6F15
Default	0	0	0	0	0	0	0	0

Bit 0/Sa6 Bit of Frame 15(RSa6F15).

Bit 1/Sa6 Bit of Frame 13(RSa6F13).

Bit 2/Sa6 Bit of Frame 11(RSa6F11).

Bit 3/Sa6 Bit of Frame 9(RSa6F9).

Bit 4/Sa6 Bit of Frame 7(RSa6F7).

Bit 5/Sa6 Bit of Frame 5(RSa6F5).

Bit 6/Sa6 Bit of Frame 3(RSa6F3).

Bit 7/Sa6 Bit of Frame 1(RSa6F1).

Register Name:	RSa7
Register Description:	Receive Sa7 Bits
Register Address:	CEh

Bit #	7	6	5	4	3	2	1	0
Name	RSa7F1	RSa7F3	RSa7F5	RSa7F7	RSa7F9	RSa7F11	RSa7F13	RSa7F15
Default	0	0	0	0	0	0	0	0

Bit 0/Sa7 Bit of Frame 15(RSa7F15).

Bit 1/Sa7 Bit of Frame 13(RSa7F13).

Bit 2/Sa7 Bit of Frame 11(RSa7F11).

Bit 3/Sa7 Bit of Frame 9(RSa7F9).

Bit 4/Sa7 Bit of Frame 7(RSa7F7).

Bit 5/Sa7 Bit of Frame 5(RSa7F5).

Bit 6/Sa7 Bit of Frame 3(RSa7F3).

Bit 7/Sa7 Bit of Frame 1(RSa4F1).

Register Name:	RSa8
Register Description:	Receive Sa8 Bits
Register Address:	CFh

Bit #	7	6	5	4	3	2	1	0
Name	RSa8F1	RSa8F3	RSa8F5	RSa8F7	RSa8F9	RSa8F11	RSa8F13	RSa8F15
Default	0	0	0	0	0	0	0	0

Bit 0/Sa8 Bit of Frame 15(RSa8F15).

Bit 1/Sa8 Bit of Frame 13(RSa8F13).

Bit 2/Sa8 Bit of Frame 11(RSa8F11).

Bit 3/Sa8 Bit of Frame 9(RSa8F9).

Bit 4/Sa8 Bit of Frame 7(RSa8F7).

Bit 5/Sa8 Bit of Frame 5(RSa8F5).

Bit 6/Sa8 Bit of Frame 3(RSa8F3).

Bit 7/Sa8 Bit of Frame 1(RSa8F1).

Register Name:	TSiAF
Register Description:	Transmit Si Bits of the Align Frame
Register Address:	D2h

Bit #	7	6	5	4	3	2	1	0
Name	TsiF0	TsiF2	TsiF4	TsiF6	TsiF8	TsiF10	TsiF12	TsiF14
Default	0	0	0	0	0	0	0	0

Bit 0/Si Bit of Frame 14(TsiF14).

Bit 1/Si Bit of Frame 12(TsiF12).

Bit 2/Si Bit of Frame 10(TsiF10).

Bit 3/Si Bit of Frame 8(TsiF8).

Bit 4/Si Bit of Frame 6(TsiF6).

Bit 5/Si Bit of Frame 4(TsiF4).

Bit 6/Si Bit of Frame 2(TsiF2).

Bit 7/Si Bit of Frame 0(TsiF0).

Register Name:	TSINAF
Register Description:	Transmit Si Bits of the Nonalign Frame
Register Address:	D3h

Bit #	7	6	5	4	3	2	1	0
Name	TsiF1	TsiF3	TsiF5	TsiF7	TsiF9	TsiF11	TsiF13	TSiF15
Default	0	0	0	0	0	0	0	0

Bit 0/Si Bit of Frame 15(TSiF15).

Bit 1/Si Bit of Frame 13(TsiF13).

Bit 2/Si Bit of Frame 11(TsiF11).

Bit 3/Si Bit of Frame 9(TsiF9).

Bit 4/Si Bit of Frame 7(TsiF7).

Bit 5/Si Bit of Frame 5(TsiF5).

Bit 6/Si Bit of Frame 3(TsiF3).

Bit 7/Si Bit of Frame 1(TsiF1).

Register Name:	TRA
Register Description:	Transmit Remote Alarm
Register Address:	D4h

Bit #	7	6	5	4	3	2	1	0
Name	TRAF1	TRAF3	TRAF5	TRAF7	TRAF9	TRAF11	TRAF13	TRAF15
Default	0	0	0	0	0	0	0	0

Bit 0/Remote Alarm Bit of Frame 15(TRAF15).

Bit 1/Remote Alarm Bit of Frame 13(TRAF13).

Bit 2/Remote Alarm Bit of Frame 11(TRAF11).

Bit 3/Remote Alarm Bit of Frame 9(TRAF9).

Bit 4/Remote Alarm Bit of Frame 7(TRAF7).

Bit 5/Remote Alarm Bit of Frame 5(TRAF5).

Bit 6/Remote Alarm Bit of Frame 3(TRAF3).

Bit 7/Remote Alarm Bit of Frame 1(TRAF1).

Register Name:	TSa4
Register Description:	Transmit Sa4 Bits
Register Address:	D5h

Bit #	7	6	5	4	3	2	1	0
Name	TSa4F1	TSa4F3	TSa4F5	TSa4F7	TSa4F9	TSa4F11	TSa4F13	TSa4F15
Default	0	0	0	0	0	0	0	0

Bit 0/Sa4 Bit of Frame 15(TSa4F15).

Bit 1/Sa4 Bit of Frame 13(TSa4F13).

Bit 2/Sa4 Bit of Frame 11(TSa4F11).

Bit 3/Sa4 Bit of Frame 9(TSa4F9).

Bit 4/Sa4 Bit of Frame 7(TSa4F7).

Bit 5/Sa4 Bit of Frame 5(TSa4F5).

Bit 6/Sa4 Bit of Frame 3(TSa4F3).

Bit 7/Sa4 Bit of Frame 1(TSa4F1).

Register Name:	TSa5
Register Description:	Transmit Sa5 Bits
Register Address:	D6h

Bit #	7	6	5	4	3	2	1	0
Name	TSa5F1	TSa5F3	TSa5F5	TSa5F7	TSa5F9	TSa5F11	TSa5F13	TSa5F15
Default	0	0	0	0	0	0	0	0

Bit 0/Sa5 Bit of Frame 15(TSa5F15).

Bit 1/Sa5 Bit of Frame 13(TSa5F13).

Bit 2/Sa5 Bit of Frame 11(TSa5F11).

Bit 3/Sa5 Bit of Frame 9(TSa5F9).

Bit 4/Sa5 Bit of Frame 7(TSa5F7).

Bit 5/Sa5 Bit of Frame 5(TSa5F5).

Bit 6/Sa5 Bit of Frame 3(TSa5F3).

Bit 7/Sa5 Bit of Frame 1(TSa5F1).

Register Name:	TSa6
Register Description:	Transmit Sa6 Bits
Register Address:	D7h

Bit #	7	6	5	4	3	2	1	0
Name	TSa6F1	TSa6F3	TSa6F5	TSa6F7	TSa6F9	TSa6F11	TSa6F13	TSa6F15
Default	0	0	0	0	0	0	0	0

Bit 0/Sa6 Bit of Frame 15(TSa6F15).

Bit 1/Sa6 Bit of Frame 13(TSa6F13).

Bit 2/Sa6 Bit of Frame 11(TSa6F11).

Bit 3/Sa6 Bit of Frame 9(TSa6F9).

Bit 4/Sa6 Bit of Frame 7(TSa6F7).

Bit 5/Sa6 Bit of Frame 5(TSa6F5).

Bit 6/Sa6 Bit of Frame 3(TSa6F3).

Bit 7/Sa6 Bit of Frame 1(TSa6F1).

Register Name:	TSa7
Register Description:	Transmit Sa7 Bits
Register Address:	D8h

Bit #	7	6	5	4	3	2	1	0
Name	TSa7F1	TSa7F3	TSa7F5	TSa7F7	TSa7F9	TSa7F11	TSa7F13	TSa7F15
Default	0	0	0	0	0	0	0	0

Bit 0/Sa7 Bit of Frame 15(TSa7F15).

Bit 1/Sa7 Bit of Frame 13(TSa7F13).

Bit 2/Sa7 Bit of Frame 11(TSa7F11).

Bit 3/Sa7 Bit of Frame 9(TSa7F9).

Bit 4/Sa7 Bit of Frame 7(TSa7F7).

Bit 5/Sa7 Bit of Frame 5(TSa7F5).

Bit 6/Sa7 Bit of Frame 3(TSa7F3).

Bit 7/Sa7 Bit of Frame 1(TSa4F1).

Register Name:	TSa8
Register Description:	Transmit Sa8 Bits
Register Address:	D9h

Bit #	7	6	5	4	3	2	1	0
Name	TSa8F1	TSa8F3	TSa8F5	TSa8F7	TSa8F9	TSa8F11	TSa8F13	TSa8F15
Default	0	0	0	0	0	0	0	0

Bit 0/Sa8 Bit of Frame 15(TSa8F15).

Bit 1/Sa8 Bit of Frame 13(TSa8F13).

Bit 2/Sa8 Bit of Frame 11(TSa8F11).

Bit 3/Sa8 Bit of Frame 9(TSa8F9).

Bit 4/Sa8 Bit of Frame 7(TSa8F7).

Bit 5/Sa8 Bit of Frame 5(TSa8F5).

Bit 6/Sa8 Bit of Frame 3(TSa8F3).

Bit 7/Sa8 Bit of Frame 1(TSa8F1).

Register Name:	TSACR
Register Description:	Transmit Sa Bit Control Register
Register Address:	DAh

Bit #	7	6	5	4	3	2	1	0
Name	SiAF	SiNAF	RA	Sa4	Sa5	Sa6	Sa7	Sa8
Default	0	0	0	0	0	0	0	0

Bit 0/Additional Bit 8 Insertion Control Bit (Sa8).

0 = do not insert data from the TSa8 register into the transmit data stream

1 = insert data from the TSa8 register into the transmit data stream

Bit 1/Additional Bit 7 Insertion Control Bit (Sa7).

0 = do not insert data from the TSa7 register into the transmit data stream

1 = insert data from the TSa7 register into the transmit data stream

Bit 2/Additional Bit 6 Insertion Control Bit (Sa6).

0 = do not insert data from the TSa6 register into the transmit data stream

1 = insert data from the TSa6 register into the transmit data stream

Bit 3/Additional Bit 5 Insertion Control Bit (Sa5).

0 = do not insert data from the TSa5 register into the transmit data stream 1 = insert data from the TSa5 register into the transmit data stream

Bit 4/Additional Bit 4 Insertion Control Bit (Sa4).

0 = do not insert data from the TSa4 register into the transmit data stream 1 = insert data from the TSa4 register into the transmit data stream

Bit 5/Remote Alarm Insertion Control Bit (RA).

0 = do not insert data from the TRA register into the transmit data stream

1 = insert data from the TRA register into the transmit data stream

Bit 6/International Bit in Nonalign Frame Insertion Control Bit (SiNAF).

0 = do not insert data from the TSiNAF register into the transmit data stream

1 = insert data from the TSiNAF register into the transmit data stream

Bit 7/International Bit in Align Frame Insertion Control Bit (SiAF).

0 = do not insert data from the TSiAF register into the transmit data stream

1 = insert data from the TSiAF register into the transmit data stream

24. HDLC CONTROLLERS

This device has two enhanced HDLC controllers, HDLC #1 and HDLC #2. Each controller is configurable for use with time slots, or Sa4 to Sa8 bits (E1 Mode) or the FDL (T1 Mode). Each HDLC controller has 128 byte buffers in both the transmit and receive paths. When used with time slots, the user can select any time slot or multiple time slots, contiguous or noncontiguous, as well as any specific bits within the time slot(s) to assign to the HDLC controllers. HxRC.3 (HDLCD) is used to disable the HDLC controllers. Disabling the HDLC controllers when unused will reduce the power consumption by the device. Although this bit is in the receive HDLC control register, it disables both the transmit and receive function.

The user must take care to not map both transmit HDLC controllers to the same Sa bits, time slots or, in T1 mode, map both controllers to the FDL. HDLC #1 and HDLC #2 are identical in operation and therefore the following operational description refers only to a singular controller.

The HDLC controller performs all the necessary overhead for generating and receiving Performance Report Messages (PRM) as described in ANSI T1.403 and the messages as described in AT&T TR54016. The HDLC controller automatically generates and detects flags, generates and checks the CRC check sum, generates and detects abort sequences, stuffs and de-stuffs zeros, and byte aligns to the data stream. The 128-byte buffers in the HDLC controller are large enough to allow a full PRM to be received or transmitted without host intervention.

24.1 Basic Operation Details

To allow the framer to properly source/receive data from/to the HDLC controllers, the legacy FDL circuitry (See the *Legacy FDL Support (T1 Mode)* section.) should be disabled.

The HDLC registers are divided into four groups: control/configuration, status/information, mapping, and FIFOs. <u>Table 24-1</u> lists these registers by group.

Table 24-1. HDLC Controller Registers

NAME	FUNCTION
CONTROL/CO	NFIGURATION
H1TC, HDLC #1 Transmit Control Register H2TC, HDLC #2 Transmit Control Register	General control over the transmit HDLC controllers
H1RC, HDLC #1 Receive Control Register H2RC, HDLC #2 Receive Control Register	General control over the receive HDLC controllers
H1FC, HDLC #1 FIFO Control Register H2FC, HDLC #2 FIFO Control Register	Sets high watermark for receiver and low watermark for transmitter
	FORMATION
SR6, HDLC #1 Status Register SR7, HDLC #2 Status Register	Key status information for both transmit and receive directions
IMR6, HDLC #1 Interrupt Mask Register IMR7, HDLC #2 Interrupt Mask Register	Selects which bits in Status Registers (SR7 and SR8) will cause interrupts
INFO4, HDLC #1 & #2 Information Register INFO5, HDLC #1 Information Register INFO6, HDLC #2 Information Register	Information on HDLC controller
H1RPBA, HDLC #1 Receive Packet Bytes Available Register H2RPBA, HDLC #2 Receive Packet Bytes Available Register	Indicates the number of bytes that can be read from the receive FIFO
H1TFBA, HDLC #1 Transmit FIFO Buffer Available Register H2TFBA, HDLC #2 Transmit FIFO Buffer Available Register	Indicates the number of bytes that can be written to the transmit FIFO
	PING
H1RCS1, H1RCS2, H1RCS3, H1RCS4, HDLC #1 Receive Channel Select Registers H2RCS1, H2RCS2, H2RCS3, H2RCS4, HDLC #2 Receive Channel Select Registers	Selects which channels will be mapped to the receive HDLC controller
H1RTSBS, HDLC #1 Receive TS/Sa Bit Select Register H2RTSBS, HDLC #2 Receive TS/Sa Bit Select Register	Selects which bits in a channel will be used or which Sa bits will be used by the receive HDLC controller
H1TCS1, H1TCS2, H1TCS3, H1TCS4, HDLC #1 Transmit Channel Select Registers H2TCS1, H2TCS2, H2TCS3, H2TCS4, HDLC #2 Transmit Channel Select Registers	Selects which channels will be mapped to the transmit HDLC controller
H1TTSBS, HDLC # 1 Transmit TS/Sa Bit Select Register H2TTSBS, HDLC # 2 Transmit TS/Sa Bit Select Register	Selects which bits in a channel will be used or which Sa bits will be used by the transmit HDLC controller
	FOs
H1RF, HDLC #1 Receive FIFO Register H2RF, HDLC #2 Receive FIFO Register	Access to 128-byte receive FIFO
H1TF, HDLC #1 Transmit FIFO Register H2TF, HDLC #2 Transmit FIFO Register	Access to 128-byte transmit FIFO

24.2 HDLC Configuration

Basic configuration of the HDLC controllers is accomplished via the HxTC and HxRC registers. Operating features such as CRC generation, zero stuffer, transmit and receive HDLC mapping options, and idle flags are selected here. Also, the HDLC controllers are reset via these registers.

Register Name:	H1TC, H2TC
Register Description:	HDLC #1 Transmit Control, HDLC #2 Transmit Control
Register Address:	90h, A0h

Bit #	7	6	5	4	3	2	1	0
Name	NOFS	TEOML	THR	THMS	TFS	TEOM	TZSD	TCRCD
Default	0	0	0	0	0	0	0	0

Bit 0/Transmit CRC Defeat (TCRCD). A 2-byte CRC code is automatically appended to the outbound message. This bit can be used to disable the CRC function.

0 = enable CRC generation (normal operation)

1 = disable CRC generation

Bit 1/Transmit Zero Stuffer Defeat (TZSD). The zero stuffer function automatically inserts a zero in the message field (between the flags) after five consecutive ones to prevent the emulation of a flag or abort sequence by the data pattern. The receiver automatically removes (de-stuffs) any zero after five ones in the message field.

0 = enable the zero stuffer (normal operation)

1 =disable the zero stuffer

Bit 2/Transmit End of Message (TEOM). Should be set to a one just before the last data byte of an HDLC packet is written into the transmit FIFO at HxTF. If not disabled via TCRCD, the transmitter will automatically append a 2-byte CRC code to the end of the message.

Bit 3/Transmit Flag/Idle Select (TFS). This bit selects the inter-message fill character after the closing and before the opening flags (7Eh).

0 = 7Eh

1 = FFh

Bit 4/Transmit HDLC Mapping Select (THMS).

0 = transmit HDLC assigned to channels

1 = transmit HDLC assigned to FDL (T1 mode), Sa Bits (E1 mode)

Bit 5/Transmit HDLC Reset (THR). Will reset the transmit HDLC controller and flush the transmit FIFO. An abort followed by 7Eh or FFh flags/idle will be transmitted until a new packet is initiated by writing new data into the FIFO. Must be cleared and set again for a subsequent reset.

0 = normal operation

1 = reset transmit HDLC controller and flush the transmit FIFO

Bit 6/Transmit End of Message and Loop (TEOML). To loop on a message, should be set to a one just before the last data byte of an HDLC packet is written into the transmit FIFO. The message will repeat until the user clears this bit or a new message is written to the transmit FIFO. If the host clears the bit, the looping message will complete then flags will be transmitted until new message is written to the FIFO. If the host terminates the loop by writing a new message to the FIFO the loop will terminate, one or two flags will be transmitted and the new message will start. If not disabled via TCRCD, the transmitter will automatically append a 2-byte CRC code to the end of all messages. This is useful for transmitting consecutive SS7 FISUs without host intervention.

Bit 7/Number Of Flags Select (NOFS).

0 = send one flag between consecutive messages

1 = send two flags between consecutive messages

Register Name:	H1RC, H2RC
Register Description:	HDLC #1 Receive Control, HDLC #2 Receive Control
Register Address:	31h, 32h

Bit #	7	6	5	4	3	2	1	0
Name	RHR	RHMS			HDLCD			RSFD
Default	0	0	0	0	0	0	0	0

Bit 0/Receive SS7 Fill In Signal Unit Delete (RSFD).

0 = normal operation. All FISUs are stored in the receive FIFO and reported to the host.

1 = When a consecutive FISU having the same BSN the previous FISU is detected, it is deleted without host intervention.

Bit 1/Unused, must be set to zero for proper operation.

Bit 2/Unused, must be set to zero for proper operation.

Bit 3/HDLC Disable. (HDLCD) Setting this bit will disable the transmit and receive HDLC function.

- 0 = transmit and receive HDLC enabled
- 1 = transmit and receive HDLC disabled

Bit 4/Unused, must be set to zero for proper operation.

Bit 5/Unused, must be set to zero for proper operation.

Bit 6/Receive HDLC Mapping Select (RHMS).

- 0 = receive HDLC assigned to channels
- 1 = receive HDLC assigned to FDL (T1 mode), Sa Bits (E1 mode)

Bit 7/Receive HDLC Reset (RHR). Will reset the receive HDLC controller and flush the receive FIFO. Must be cleared and

set again for a subsequent reset.

- 0 = normal operation
- 1 = reset receive HDLC controller and flush the receive FIFO

24.2.1 FIFO Control

Control of the transmit and receive FIFOs is accomplished via the FIFO control (HxFC). The FIFO control register sets the watermarks for both the transmit and receive FIFO. Bits 3–5 set the transmit low watermark and the lower 3 bits set the receive high watermark.

When the transmit FIFO empties below the low watermark, the TLWM bit in the appropriate HDLC status register SR6 or SR7 will be set. TLWM is a real-time bit and will remain set as long as the transmit FIFO's read pointer is below the watermark. If enabled, this condition can also cause an interrupt via the INT pin.

When the receive FIFO fills above the high watermark, the RHWM bit in the appropriate HDLC status register will be set. RHWM is a real-time bit and will remain set as long as the receive FIFO's write pointer is above the watermark. If enabled, this condition can also cause an interrupt via the INT pin.

Register Name:	H1FC, H2FC
Register Description:	HDLC # 1 FIFO Control, HDLC # 2 FIFO Control
Register Address:	91h, A1h

Bit #	7	6	5	4	3	2	1	0
Name		_	TFLWM2	TFLWM1	TFLWM0	RFHWM2	RFHWM1	RFHWM0
Default	0	0	0	0	0	0	0	0

Bits 0 to 2/Receive FIFO High Watermark Select (RFHWM0 to RFHWM2).

RFHWM2	RFHWM1	RFHWM0	RECEIVE FIFO WATERMARK (BYTES)
0	0	0	4
0	0	1	16
0	1	0	32
0	1	1	48
1	0	0	64
1	0	1	80
1	1	0	96
1	1	1	112

Bits 3 to 5/Transmit FIFO Low Watermark Select (TFLWM0 to TFLWM2).

TFLWM2	TFLWM1	TFLWM0	TRANSMIT FIFO WATERMARK (BYTES)
0	0	0	4
0	0	1	16
0	1	0	32
0	1	1	48
1	0	0	64
1	0	1	80
1	1	0	96
1	1	1	112

Bit 6/Unused, must be set to zero for proper operation.

Bit 7/Unused, must be set to zero for proper operation.

24.3 HDLC Mapping

24.3.1 Receive

The HDLC controllers need to be assigned a space in the T1/E1 bandwidth in which they will transmit and receive data. The controllers can be mapped to either the FDL (T1), Sa bits (E1), or to channels. If mapped to channels, then any channel or combination of channels, contiguous or not, can be assigned to an HDLC controller. When assigned to a channel(s) any combination of bits within the channel(s) can be avoided.

The HxRCS1–HxRCS4 registers are used to assign the receive controllers to channels 1-24 (T1) or 1-32 (E1) according to the following table.

REGISTER	CHANNELS
HxRCS1	1-8
HxRCS2	9–16
HxRCS3	17–24
HxRCS4	25–32

Register Name:	H1RCS1, H1RCS2, H1RCS3, H1RCS4 H2RCS1, H2RCS2, H2RCS3, H2RCS4
Register Description:	HDLC # 1 Receive Channel Select x
Register Address:	HDLC # 2 Receive Channel Select x 92h, 93h, 94h, 95h
	A2h, A3h, A4h, A5h

Bit #	7	6	5	4	3	2	1	0
Name	RHCS7	RHCS6	RHCS5	RHCS4	RHCS3	RHCS2	RHCS1	RHCS0
Default	0	0	0	0	0	0	0	0

Bit 0/Receive HDLC Channel Select Bit 0 (RHCS0). Select Channel 1, 9, 17, or 25.

Bit 1/Receive HDLC Channel Select Bit 1 (RHCS1). Select Channel 2, 10, 18, or 26.

Bit 2/Receive HDLC Channel Select Bit 2 (RHCS2). Select Channel 3, 11, 19, or 27.

Bit 3/Receive HDLC Channel Select Bit 3 (RHCS3). Select Channel 4, 12, 20, or 28.

Bit 4/Receive HDLC Channel Select Bit 4 (RHCS4). Select Channel 5, 13, 21, or 29.

Bit 5/Receive HDLC Channel Select Bit 5 (RHCS5). Select Channel 6, 14, 22, or 30.

Bit 6/Receive HDLC Channel Select Bit 6 (RHCS6). Select Channel 7, 15, 23, or 31.

Bit 7/Receive HDLC Channel Select Bit 7 (RHCS7). Select Channel 8, 16, 24, or 32.

Register N Register D		HDLC	H1RTSBS, H2RTSBS HDLC # 1 Receive Time Slot Bits/Sa Bits Select HDLC # 2 Receive Time Slot Bits/Sa Bits Select							
Register Address: 96h, A6h										
Bit #	7	6	5	4	3	2	1	0		
Name	RCB8SE	RCB7SE	RCB6SE	RCB5SE	RCB4SE	RCB3SE	RCB2SE	RCB1SE		
Default	0	0	0	0	0	0	0	0		

HIDRODG HADRODG

. NT.

Bit 0/Receive Channel Bit 1 Suppress Enable/Sa8 Bit Enable (RCB1SE). LSB of the channel. Set to one to stop this bit from being used when the HDLC is mapped to time slots. Set to one to enable the use of Sa8 bit when HDLC mapped is Sa bits.

Bit 1/Receive Channel Bit 2 Suppress Enable/Sa7 Bit Enable (RCB2SE). Set to one to stop this bit from being used when the HDLC is mapped to time slots. Set to one to enable the use of Sa8 bit when HDLC mapped is Sa bits.

Bit 2/Receive Channel Bit 3 Suppress Enable/Sa6 Bit Enable (RCB3SE). Set to one to stop this bit from being used when the HDLC is mapped to time slots. Set to one to enable the use of Sa8 bit when HDLC mapped is Sa bits.

Bit 3/Receive Channel Bit 4 Suppress Enable/Sa5 Bit Enable (RCB4SE). Set to one to stop this bit from being used when the HDLC is mapped to time slots. Set to one to enable the use of Sa8 bit when HDLC mapped is Sa bits.

Bit 4/Receive Channel Bit 5 Suppress Enable/Sa4 Bit Enable (RCB5SE). Set to one to stop this bit from being used when the HDLC is mapped to time slots. Set to one to enable the use of Sa8 bit when HDLC mapped is Sa bits.

Bit 5/Receive Channel Bit 6 Suppress Enable (RCB6SE). Set to one to stop this bit from being used.

Bit 6/Receive Channel Bit 7 Suppress Enable (RCB7SE). Set to one to stop this bit from being used.

Bit 7/Receive Channel Bit 8 Suppress Enable (RCB8SE). MSB of the channel. Set to one to stop this bit from being used.

24.3.2 Transmit

The HxTCS1–HxTCS4 registers are used to assign the transmit controllers to channels 1-24 (T1) or 1-32 (E1), according to the following table.

REGISTER	CHANNELS
HxTCS1	1–8
HxTCS2	9–16
HxTCS3	17–24
HxTCS4	25–32

Register Name:	H1TCS1, H1TCS2, H1TCS3, H1TCS4
	H2TCS1, H2TCS2, H2TCS3, H2TCS4
Register Description:	HDLC # 1 Transmit Channel Select
	HDLC # 2 Transmit Channel Select
Register Address:	97h, 98h, 99h, 9Ah
	A7h, A8h, A9h, AAh

Bit #	7	6	5	4	3	2	1	0
Name	THCS7	THCS6	THCS5	THCS4	THCS3	THCS2	THCS1	THCS0
Default	0	0	0	0	0	0	0	0

Bit 0/Transmit HDLC Channel Select Bit 0 (THCS0). Select Channel 1, 9, 17, or 25.

Bit 1/Transmit HDLC Channel Select Bit 1 (THCS1). Select Channel 2, 10, 18, or 26.

Bit 2/Transmit HDLC Channel Select Bit 2 (THCS2). Select Channel 3, 11, 19, or 27.

Bit 3/Transmit HDLC Channel Select Bit 3 (THCS3). Select Channel 4, 12, 20, or 28.

Bit 4/Transmit HDLC Channel Select Bit 4 (THCS4). Select Channel 5, 13, 21, or 29.

Bit 5/Transmit HDLC Channel Select Bit 5 (THCS5). Select Channel 6, 14, 22, or 30.

Bit 6/Transmit HDLC Channel Select Bit 6 (THCS6). Select Channel 7, 15, 23, or 31.

Bit 7/Transmit HDLC Channel Select Bit 7 (THCS7). Select Channel 8, 16, 24, or 32.

Register Name:H1TTSBS, H2TTSBSRegister Description:HDLC # 1 Transmit Time SlotHDLC # 2 Transmit Time Slot9Bh, Abh								
Bit #	7	6	5	4	3	2	1	0
Name	TCB8SE	TCB7SE	TCB6SE	TCB5SE	TCB4SE	TCB3SE	TCB2SE	TCB1SE
Default	0	0	0	0	0	0	0	0

Bit 0/Transmit Channel Bit 1 Suppress Enable / Sa8 Bit Enable (TCB1SE). LSB of the channel. Set to one to stop this bit from being used.

Bit 1/Transmit Channel Bit 2 Suppress Enable/ Sa7 Bit Enable (TCB1SE). Set to one to stop this bit from being used.

Bit 2/Transmit Channel Bit 3 Suppress Enable/Sa6 Bit Enable (TCB1SE). Set to one to stop this bit from being used.

Bit 3/Transmit Channel Bit 4 Suppress Enable/Sa5 Bit Enable (TCB1SE). Set to one to stop this bit from being used.

Bit 4/Transmit Channel Bit 5 Suppress Enable/Sa4 Bit Enable (TCB1SE). Set to one to stop this bit from being used.

Bit 5/Transmit Channel Bit 6 Suppress Enable (TCB1SE). Set to one to stop this bit from being used.

Bit 6/Transmit Channel Bit 7 Suppress Enable (TCB1SE). Set to one to stop this bit from being used.

Bit 7/Transmit Channel Bit 8 Suppress Enable (TCB1SE). MSB of the channel. Set to one to stop this bit from being used.

Register N Register D Register A	escription:		#1 Status H #2 Status H	0				
Bit #	7	6	5	4	3	2	1	0
Name		TMEND	RPE	RPS	RHWM	RNE	TLWM	TNF
Default	0	0	0	0	0	0	0	0

Bit 0/Transmit FIFO Not Full Condition (TNF). Set when the transmit 128-byte FIFO has at least one byte available.

Bit 1/Transmit FIFO Below Low Watermark Condition (TLWM). Set when the transmit 128-byte FIFO empties beyond the low watermark as defined by the Transmit Low Watermark Register (TLWMR).

Bit 2/Receive FIFO Not Empty Condition (RNE). Set when the receive 128-byte FIFO has at least one byte available for a read.

Bit 3/Receive FIFO Above High Watermark Condition (RHWM). Set when the receive 128-byte FIFO fills beyond the high watermark as defined by the receive high-watermark register (RHWMR).

Bit 4/Receive Packet Start Event (RPS). Set when the HDLC controller detects an opening byte. This is a latched bit and will be cleared when read.

Bit 5/Receive Packet End Event (RPE). Set when the HDLC controller detects either the finish of a valid message (i.e., CRC check complete) or when the controller has experienced a message fault such as a CRC checking error, or an overrun condition, or an abort has been seen. This is a latched bit and will be cleared when read.

Bit 6/Transmit Message End Event (TMEND). Set when the transmit HDLC controller has finished sending a message. This is a latched bit and will be cleared when read.

Register Name:	IMR6, IMR7
Register Description:	HDLC # 1 Interrupt Mask Register 6
	HDLC # 2 Interrupt Mask Register 7
Register Address:	21h, 23h

Bit #	7	6	5	4	3	2	1	0
Name		TMEND	RPE	RPS	RHWM	RNE	TLWM	TNF
Default	0	0	0	0	0	0	0	0

Bit 0/Transmit FIFO Not Full Condition (TNF).

0 =interrupt masked

1 = interrupt enabled–interrupts on rising edge only

Bit 1/Transmit FIFO Below Low Watermark Condition (TLWM).

0 = interrupt masked

1 = interrupt enabled–interrupts on rising edge only

Bit 2/Receive FIFO Not Empty Condition (RNE).

0 = interrupt masked

1 = interrupt enabled–interrupts on rising edge only

Bit 3/Receive FIFO Above High Watermark Condition (RHWM).

0 =interrupt masked

1 = interrupt enabled–interrupts on rising edge only

Bit 4/Receive Packet Start Event (RPS).

- 0 = interrupt masked
- 1 = interrupt enabled

Bit 5/Receive Packet End Event (RPE).

- 0 = interrupt masked
- 1 = interrupt enabled

Bit 6/Transmit Message End Event (TMEND).

- 0 =interrupt masked
- 1 = interrupt enabled

Register Name: Register Description: Register Address:		HD HD	INFO5, INFO6 HDLC #1 Information Register HDLC #2 Information Register 2Eh, 2Fh							
Bit #	7	6	5	4	3	2	1	0		
Name			TEMPTY	TFULL	REMPTY	PS2	PS1	PS0		
Default	0	0	0	0	0	0	0	0		

Bits 0 to 2/Receive Packet Status (PS0 to PS2). These are real-time bits indicating the status as of the last read of the receive FIFO.

PS2	PS1	PS0	PACKET STATUS
0	0	0	In Progress: End of message has not yet been reached.
0	0	1	Packet OK: Packet ended with correct CRC codeword.
0	1	0	CRC Error: A closing flag was detected, preceded by a corrupt CRC codeword.
0	1	1	Abort: Packet ended because an abort signal was detected (seven or more ones in a row).
1	0	0	Overrun: HDLC controller terminated reception of packet because receive FIFO is full.
1	0	1	Message Too Short: Three or fewer bytes including CRC.

Bit 3/Receive FIFO Empty (REMPTY). A real-time bit that is set high when the receive FIFO is empty.

Bit 4/Transmit FIFO Full (TFULL). A real-time bit that is set high when the FIFO is full.

Bit 5/Transmit FIFO Empty (TEMPTY). A real-time bit that is set high when the FIFO is empty.

Register Name:INFO4Register Description:HDLC Event Information Register #4Register Address:2Dh								
Bit #	7	6	5	4	3	2	1	0
Name					H2UDR	H2OBT	H1UDR	H10BT
Default	0	0	0	0	0	0	0	0

Bit 0/HDLC #1 Opening Byte Event (H1OBT). Set when the next byte available in the receive FIFO is the first byte of a message.

Bit 1/HDLC #1 Transmit FIFO Underrun Event (H1UDR). Set when the transmit FIFO empties out without having seen the TMEND bit set. An abort is automatically sent. This bit is latched and will be cleared when read.

Bit 2/HDLC #2 Opening Byte Event (H2OBT). Set when the next byte available in the receive FIFO is the first byte of a message.

Bit 3/HDLC #2 Transmit FIFO Underrun Event (H2UDR). Set when the transmit FIFO empties out without having seen the TMEND bit set. An abort is automatically sent. This bit is latched and will be cleared when read.

24.3.3 FIFO Information

The transmit FIFO buffer-available register indicates the number of bytes that can be written into the transmit FIFO. The count from this register informs the host as to how many bytes can be written into the transmit FIFO without overflowing the buffer.

	Register Name:H1TFBA, H2TFBARegister Description:HDLC # 1 Transmit FIFO Buffer AvailableHDLC # 2 Transmit FIFO Buffer Available							
Register Address: 9Fh, Afh								
Bit #	7	6	5	4	3	2	1	0
Name	TFBA7	TFBA6	TFBA5	TFBA4	TFBA3	TFBA2	TFBA1	TFBA0
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Transmit FIFO Bytes Available (TFBAO to TFBA7). TFBA0 is the LSB.

24.3.4 Receive Packet Bytes Available

The lower 7 bits of the receive packet bytes available register indicate the number of bytes (0 through 127) that can be read from the receive FIFO. The value indicated by this register (lower 7 bits) informs the host as to how many bytes can be read from the receive FIFO without going past the end of a message. This value will refer to one of four possibilities: the first part of a packet, the continuation of a packet, the last part of a packet, or a complete packet. After reading the number of bytes indicated by this register, the host then checks the HDLC information register for detailed message status.

If the value in the HxRPBA register refers to the beginning portion of a message or continuation of a message then the MSB of the HxRPBA register will return a value of 1. This indicates that the host can safely read the number of bytes returned by the lower 7 bits of the HxRPBA register but there is no need to check the information register since the packet has not yet terminated (successfully or otherwise).

Register D	Register Name:H1RPBA, H2RPBARegister Description:HDLC # 1 Receive Packet Bytes Available HDLC # 2 Receive Packet Bytes AvailableRegister Address:9Ch, Ach							
Bit #	7	6	5	4	3	2	1	0
Name	MS	RPBA6	RPBA5	RPBA4	RPBA3	RPBA2	RPBA1	RPBA0
Default	0	0	0	0	0	0	0	0

Bits 0 to 6/Receive FIFO Packet Bytes Available Count (RPBA0 to RPBA6). RPBA0 is the LSB.

Bit 7/Message Status (MS).

0 = bytes indicated by RPBA0 through RPBA6 are the end of a message. Host must check the INFO5 or INFO6 register for details.

1 = bytes indicated by RPBA0 through RPBA6 are the beginning or continuation of a message. The host does not need to check the INFO5 or INFO6 register.

24.3.5 HDLC FIFOS

Register Name:	H1TF, H2TF
Register Description:	HDLC # 1 Transmit FIFO, HDLC # 2 Transmit FIFO
Register Address:	9Dh, Adh

Bit #	7	6	5	4	3	2	1	0
Name	THD7	THD6	THD5	THD4	THD3	THD2	THD1	THD0
Default	0	0	0	0	0	0	0	0

Bit 0/Transmit HDLC Data Bit 0 (THD0). LSB of a HDLC packet data byte.

Bit 1/Transmit HDLC Data Bit 1 (THD1).

Bit 2/Transmit HDLC Data Bit 2 (THD2).

Bit 3/Transmit HDLC Data Bit 3 (THD3).

Bit 4/Transmit HDLC Data Bit 4 (THD4).

Bit 5/Transmit HDLC Data Bit 5 (THD5).

Bit 6/Transmit HDLC Data Bit 6 (THD6).

Bit 7/Transmit HDLC Data Bit 7 (THD7). MSB of a HDLC packet data byte.

Register Name:	H1RF, H2RF
Register Description:	HDLC # 1 Receive FIFO, HDLC # 2 Receive FIFO
Register Address:	9Eh, Aeh

Bit #	7	6	5	4	3	2	1	0
Name	RHD7	RHD6	RHD5	RHD4	RHD3	RHD2	RHD1	RHD0
Default	0	0	0	0	0	0	0	0

Bit 0/Receive HDLC Data Bit 0 (RHD0). LSB of a HDLC packet data byte.

Bit 1/Receive HDLC Data Bit 1 (RHD1).

Bit 2/Receive HDLC Data Bit 2 (RHD2).

Bit 3/Receive HDLC Data Bit 3 (RHD3).

Bit 4/Receive HDLC Data Bit 4 (RHD4).

Bit 5/Receive HDLC Data Bit 5 (RHD5).

Bit 6/Receive HDLC Data Bit 6 (RHD6).

Bit 7/Receive HDLC Data Bit 7 (RHD7). MSB of a HDLC packet data byte.

24.4 Receive HDLC Code Example

Below is an example of a receive HDLC routine for controller #1.

- 1) Reset receive HDLC controller.
- 2) Set HDLC mode, mapping, and high watermark.
- 3) Start new message buffer.
- 4) Enable RPE and RHWM interrupts.
- 5) Wait for interrupt.
- 6) Disable RPE and RHWM interrupts.
- 7) Read HxRPBA register. N = HxRPBA (lower 7 bits are byte count, MSB is status).
- 8) Read (N AND 7Fh) bytes from receive FIFO and store in message buffer.
- 9) Read INFO5 register.
- 10) If PS2, PS1, PS0 = 000, then go to step 4.
- 11) If PS2, PS1, PS0 = 001, then packet terminated OK, save present message buffer.
- 12) If PS2, PS1, PS0 = 010, then packet terminated with CRC error.
- 13) If PS2, PS1, PS0 = 011, then packet aborted.
- 14) If PS2, PS1, PS0 = 100, then FIFO overflowed.
- 15) Go to step 3.

24.5 Legacy FDL Support (T1 Mode)

To provide backward compatibility to the older DS21x52 T1 device, the DS21455/DS21458 maintain the circuitry that existed in the previous generation of the T1 framer. In new applications, it is recommended that the HDLC controllers and BOC controller are used.

24.5.1 Receive Section

In the receive section, the recovered FDL bits or Fs bits are shifted bit-by-bit into the receive FDL register (RFDL). Since the RFDL is 8 bits in length, it will fill up every 2ms (8 x 250µs). The framer will signal an external microcontroller that the buffer has filled via the SR8.3 bit. If enabled via IMR8.3, the INT pin will toggle low indicating that the buffer has filled and needs to be read. The user has 2ms to read this data before it is lost. If the byte in the RFDL matches either of the bytes programmed into the RFDLM1 or RFDLM2 registers, then the SR8.1 bit will be set to a one and the INT pin will toggled low if enabled via IMR8.1. This feature allows an external microcontroller to ignore the FDL or Fs pattern until an important event occurs.

The framer also contains a zero destuffer, which is controlled via the T1RCR2.3 bit. In both ANSI T1.403 and TR54016, communications on the FDL follows a subset of a LAPD protocol. The LAPD protocol states that no more than five ones should be transmitted in a row so that the data does not resemble an opening or closing flag (0111110) or an abort signal (1111111). If enabled via T1RCR2.3, the device will automatically look for five ones in a row, followed by a zero. If it finds such a pattern, it will automatically remove the zero. If the zero destuffer sees six or more ones in a row followed by a zero, the zero is not removed. The T1RCR2.3 bit should always be set to a one when the device is extracting the FDL. More on how to use the DS21455/DS21458 in FDL applications in this legacy support mode is covered in a separate application note.

Register M Register I Register A	Description:	RFDL Receiv C0h	e FDL Regi	ster	
Bit #	7	6	5	4	3

Bit #	7	6	5	4	3	2	1	0
Name	RFDL7	RFDL6	RFDL5	RFDL4	RFDL3	RFDL2	RFDL1	RFDL0
Default	0	0	0	0	0	0	0	0

Bit 0/Receive FDL Bit 0 (RFDL0). LSB of the Received FDL Code.

Bit 1/Receive FDL Bit 1 (RFDL1).

Bit 2/Receive FDL Bit 2 (RFDL2).

Bit 3/Receive FDL Bit 3 (RFDL3).

Bit 4/Receive FDL Bit 4 (RFDL4).

Bit 5/Receive FDL Bit 5 (RFDL5).

Bit 6/Receive FDL Bit 6 (RFDL6).

Bit 7/Receive FDL Bit 7 (RFDL7). MSB of the Received FDL Code.

The receive FDL register (RFDL) reports the incoming facility data link (FDL) or the incoming Fs bits. The LSB is received first.

Register Name:	RFDLM1, RFDLM2
Register Description:	Receive FDL Match Register 1
-	Receive FDL Match Register 2
Register Address:	C2h, C3h

Bit #	7	6	5	4	3	2	1	0
Name	RFDLM7	RFDLM6	RFDLM5	RFDLM4	RFDLM3	RFDLM2	RFDLM1	RFDLM0
Default	0	0	0	0	0	0	0	0

Bit 0/Receive FDL Match Bit 0 (RFDLM0). LSB of the FDL Match Code.

Bit 1/Receive FDL Match Bit 1 (RFDLM1).

Bit 2/Receive FDL Match Bit 2 (RFDLM2).

Bit 3/Receive FDL Match Bit 3 (RFDLM3).

Bit 4/Receive FDL Match Bit 4 (RFDLM4).

Bit 5/Receive FDL Match Bit 5 (RFDLM5).

Bit 6/Receive FDL Match Bit 6 (RFDLM6).

Bit 7/Receive FDL Match Bit 7 (RFDLM7). MSB of the FDL Match Code.

24.5.2 Transmit Section

The transmit section will shift out into the T1 data stream, either the FDL (in the ESF framing mode) or the Fs bits (in the D4 framing mode) contained in the transmit FDL register (TFDL). When a new value is written to the TFDL, it will be multiplexed serially (LSB first) into the proper position in the outgoing T1 data stream. After the full eight bits has been shifted out, the framer will signal the host microcontroller that the buffer is empty and that more data is needed by setting the SR8.2 bit to a one. The INT will also toggle low if enabled via IMR8.2. The user has 2ms to update the TFDL with a new value. If the TFDL is not updated, the old value in the TFDL will be transmitted once again. The framer also contains a zero stuffer which is controlled via the T1TCR2.5 bit. In both ANSI T1.403 and TR54016, communications on the FDL follows a subset of a LAPD protocol. The LAPD protocol states that no more than five ones should be transmitted in a row so that the data does not resemble an opening or closing flag (0111110) or an abort signal (1111111). If enabled via T1TCR2.5, the framer will automatically look for 5 ones in a row. If it finds such a pattern, it will automatically insert a zero after the five ones. The T1TCR2.5 bit should always be set to a one when the framer is inserting the FDL.

Register Name:	TFDL
Register Description:	Transmit FDL Register
Register Address:	C1h

Bit #	7	6	5	4	3	2	1	0
Name	TFDL7	TFDL6	TFDL5	TFDL4	TFDL3	TFDL2	TFDL1	TFDL0
Default	0	0	0	0	0	0	0	0

(Note: Also used to insert Fs framing pattern in D4 framing mode.)

Bit 0/Transmit FDL Bit 0 (TFDL0). LSB of the Transmit FDL Code.

Bit 1/Transmit FDL Bit 1 (TFDL1).

Bit 2/Transmit FDL Bit 2 (TFDL2).

Bit 3/Transmit FDL Bit 3 (TFDL3).

Bit 4/Transmit FDL Bit 4 (TFDL4).

Bit 5/Transmit FDL Bit 5 (TFDL5).

Bit 6/Transmit FDL Bit 6 (TFDL6).

Bit 7/Transmit FDL Bit 7 (TFDL7). MSB of the Transmit FDL Code.

The transmit FDL Register (TFDL) contains the Facility Data Link (FDL) information that is to be inserted on a byte basis into the outgoing T1 data stream. The LSB is transmitted first.

24.6 D4/SLC-96 Operation

In the D4 framing mode, the framer uses the TFDL register to insert the Fs framing pattern. To allow the device to properly insert the Fs framing pattern, the TFDL register at address C1h must be programmed to 1Ch and the following bits must be programmed as shown: T1TCR1.2 = 0 (source Fs data from the TFDL register) T1TCR2.6 = 1 (allow the TFDL register to load on multiframe boundaries).

Since the SLC-96 message fields share the Fs-bit position, the user can access these message fields via the TFDL and RFDL registers. Please see the separate application note for a detailed description of how to implement a SLC-96 function.

25. LINE INTERFACE UNIT (LIU)

The LIU in the DS21455/DS21458 contains three sections: the receiver, which handles clock and data recovery; the transmitter, which wave-shapes and drives the network line; and the jitter attenuator. These three sections are controlled by the line interface control registers (LIC1–LIC4), which are described below. The LIU has its own T1/E1 mode select bit and can operate independently of the framer function.

The DS21455/DS21458 can switch between T1 or E1 networks without changing any external components on either the transmit or receive side. Figure 25-1 and Figure 25-2 show basic balanced and unbalanced network connections using minimal components. In this configuration the device can connect to T1, J1, or E1 (75 Ω or 120 Ω) without any component change. The receiver can adjust the 120 Ω termination to 100 Ω or 75 Ω . The transmitter can adjust its output impedance to provide high return loss characteristics for 120 Ω , 100 Ω , and 75 Ω lines. Other components may be added to this configuration in order to meet safety and network protection requirements. This is covered in Section 25.8 (*Recommended Circuits*).




Figure 25-1. Basic Balanced Network Connections




Figure 25-2. Basic Unbalanced Network Connections

25.1 LIU Operation

The analog AMI/HDB3 waveform off of the E1 line or the AMI/B8ZS waveform off of the T1 line is transformer coupled into the RTIP and RRING pins of the DS21455/DS21458. The user has the option to use internal termination, software selectable for $75\Omega/100\Omega/120\Omega$ applications, or external termination. The LIU recovers clock and data from the analog signal and passes it through the jitter attenuation MUX outputting the received line clock at RCLKO and bipolar or NRZ data at RPOSO and RNEGO. The DS21455/DS21458 contain an active filter that reconstructs the analog received signal for the nonlinear losses that occur in transmission. The receive circuitry also is configurable for various monitor applications. The device has a usable receive sensitivity of 0dB to -43dB for E1 and 0dB to -36dB for T1, which allows the device to operate on 0.63mm (22AWG) cables up to 2.5km (E1) and 6k feet (T1) in length. Data input at TPOSI and TNEGI is sent via the jitter attenuation MUX to the wave shaping circuitry and line driver. The DS21455/DS21458 will drive the E1 or T1 line from the TTIP and TRING pins via a coupling transformer. The line driver can handle both CEPT 30/ISDN-PRI lines for E1 and long-haul (CSU) or short-haul (DSX-1) lines for T1.

25.2 LIU Receiver

The DS21455/DS21458 contain a digital clock recovery system. The device couples to the receive E1 or T1 twisted pair (or coaxial cable in 75 Ω E1 applications) via a 1:1 transformer. See <u>Table 25-8</u> for transformer details. The DS21455/DS21458 have the option of using software-selectable termination requiring only a single, fixed pair of termination resistors.

The DS21455/DS21458's LIU is designed to be fully software selectable for E1 and T1 without the need to change any external resistors for the receive-side. The receive-side will allow the user to configure the device for 75 Ω , 100 Ω , or 120 Ω receive termination by setting the RT1 (LIC4.1) and RT0 (LIC4.0) bits. When using the internal termination feature, the resistors labeled R in <u>Table 25-5</u> should be 60 Ω each. If external termination is required, the resistors labeled R in <u>Figure 25-5</u> will need to be 37.5 Ω , 50 Ω , or 60 Ω each, depending on the line impedance.

There are two ranges of receive sensitivity for both T1 and E1, which is selectable by the user. The EGL bit of LIC1 (LIC1.4) selects the full or limited sensitivity.

The resultant E1 or T1 clock derived from MCLK is multiplied by 16 via an internal PLL and fed to the clock recovery system. The clock recovery system uses the clock from the PLL circuit to form a 16 times over-sampler, which is used to recover the clock and data. This oversampling technique offers outstanding performance to meet jitter tolerance specifications shown in Figure 25-9.

Normally, the clock that is output at the RCLK pin is the recovered clock from the E1 AMI/HDB3 or T1 AMI/B8ZS waveform presented at the RTIP and RRING inputs. If the jitter attenuator is placed in the receive path (as is the case in most applications), the jitter attenuator restores the RCLK to an approximate 50% duty cycle. If the jitter attenuator is either placed in the transmit path or is disabled, the RCLK output can exhibit slightly shorter high cycles of the clock. This is due to the highly over-sampled digital clock recovery circuitry. See the *Receive AC Timing Characteristics* section for more details. When no signal is present at RTIP and RRING, a receive carrier loss (RCL) condition will occur and the RCLK will be derived from the JACLK source.

25.2.1 Receive Level Indicator

The DS21455/DS21458 will report the signal strength at RTIP and RRING in 2.5dB increments via RL3-RL0 located in the Information Register 2 (INFO2). This feature is helpful when trouble shooting line performance problems.


25.2.2 Receive G.703 Section 10 Synchronization Signal

The DS21455/DS21458 can receive a 2.048MHz square-wave synchronization clock as specified in Section 10 of ITU G.703. To use this mode, set the receive synchronization clock enable (LIC3.2) = 1.

25.2.3 Monitor Mode

Monitor applications in both E1 and T1 require various flat gain settings for the receive-side circuitry. The DS21455/DS21458 can be programmed to support these applications via the monitor mode control bits MM1 and MM0 in the LIC3 register. Figure 25-3 depicts a typical monitor-mode application.

Figure 25-3. Typical Monitor Application



25.3 LIU Transmitter

The DS21455/DS21458 use a phase-lock loop along with a precision digital-to-analog converter (DAC) to create the waveforms that are transmitted onto the E1 or T1 line. The waveforms created by the transmitter meet the latest ETSI, ITU, ANSI, and AT&T specifications. The user will select which waveform is to be generated by setting the ETS bit (LIC2.7) for E1 or T1 operation, then programming the L2/L1/L0 bits in register LIC1 for the appropriate application.

A 2.048MHz or 1.544MHz clock is required at TCLKI for transmitting data presented at TPOSI and TNEGI. Normally these pins are connected to TCLKO, TPOSO and TNEGO. However, the LIU may operate in an independent fashion. ITU specification G.703 requires an accuracy of \pm 50ppm for both T1 and E1. TR62411 and ANSI specs require an accuracy of \pm 32ppm for T1 interfaces. The clock can be sourced internally from RCLK or JACLK. See LIC2.3, LIC4.4 and LIC4.5 for details. Due to the nature of the design of the transmitter, very little jitter (less than 0.005 UI_{P-P} broadband from 10Hz to 100kHz) is added to the jitter present on TCLK. Also, the waveforms created are independent of the duty cycle of TCLK. The transmitter couples to the E1 or T1 transmit twisted pair (or coaxial cable in some E1 applications) via a 1:2 step-up transformer. In order for the device to create the proper waveforms, the transformer used must meet the specifications listed in <u>Table 25-8</u>. The DS21455/DS21458 have the option of using software-selectable transmit termination.

The transmit line drive has two modes of operation: fixed gain or automatic gain. In the fixed gain mode, the transmitter outputs a fixed current into the network load to achieve a nominal pulse amplitude. In the automatic gain mode, the transmitter adjusts its output level to compensate for slight variances in the network load. Automatic Gain Control is enabled by default. See the *Transmit Line Build-Out Control* (*TLBC*) register for details.

25.3.1 Transmit Short-Circuit Detector/Limiter

The DS21455/DS21458 have automatic short-circuit limiters that limit the source current to 50mA (RMS) into a 1 Ω load. This feature can be disabled by setting the SCLD bit (LIC2.1) = 1. TCLE (INFO2.5) provides a real-time indication of when the current limiter is activated. If the current limiter is disabled, TCLE will indicate that a short-circuit condition exist. Status Register SR1.2 provides a latched version of the information, which can be used to activate an interrupt when enable via the IMR1 register. When set low, the TPD bit (LIC1.0) will power-down the transmit line driver and tri-state the TTIP and TRING pins.

25.3.2 Transmit Open-Circuit Detector

The DS21455/DS21458 can also detect when the TTIP or TRING outputs are open circuited. TOCD (INFO2.4) will provide a real-time indication of when an open circuit is detected. SR1 provides a latched version of the information (SR1.1), which can be used to activate an interrupt when enable via the IMR1 register.

25.3.3 Transmit BPV Error Insertion

When IBPV (LIC2.5) is transitioned from a zero to a one, the device waits for the next occurrence of three consecutive ones to insert a BPV. IBPV must be cleared and set again for another BPV error insertion.

25.3.4 Transmit G.703 Section 10 Synchronization Signal (E1 Mode)

The DS21455/DS21458 can transmit the 2.048MHz square-wave synchronization clock. When in E1 mode, to transmit the 2.048MHz clock, set the transmit synchronization clock enable (LIC3.1) = 1.

25.4 MCLK Prescaler


A 16.384MHz, 8.192MHz, 4.096MHz, 2.048MHz, or 1.544MHz clock must be applied at the MCLK pin. ITU specification G.703 requires an accuracy of \pm 50ppm for both T1 and E1. TR62411 and ANSI specs require an accuracy of \pm 32ppm for T1 interfaces. A prescaler will divide the 16MHz, 8MHz, or 4MHz clock down to 2.048MHz. There is an onboard PLL for the jitter attenuator that will convert the 2.048MHz clock to a 1.544MHz rate for T1 applications. Setting JAMUX (LIC2.3) to a logic 0 bypasses this PLL.


25.5 Jitter Attenuator

The DS21455/DS21458 contain an on-board jitter attenuator that can be set to a depth of either 32 bits or 128 bits via the JABDS bit (LIC1.2). The 128-bit mode is used in applications where large excursions of wander are expected. The 32-bit mode is used in delay-sensitive applications. The characteristics of the attenuation are shown in Figure 25-10 and Figure 25-11. The jitter attenuator can be placed in either the receive path or the transmit path by appropriately setting or clearing the JAS bit (LIC1.3). Also, the jitter attenuator can be disabled (in effect, removed) by setting the DJA bit (LIC1.1). Onboard circuitry adjusts either the recovered clock from the clock/data recovery block or the clock applied at the TCLK pin to create a smooth jitter free clock, which is used to clock data out of the jitter attenuator is placed on the transmit side. If the incoming jitter exceeds either 120UI_{P-P} (buffer depth is 128 bits) or 28UI_{P-P} (buffer depth is 32 bits), then the jitter attenuator will divide the internal nominal 32.768MHz (E1) or 24.704MHz (T1) clock by either 15 or 17, it also sets the Jitter Attenuator Limit Trip (JALT) bit in Status Register 1 (SR1.4).

25.6 CMI (Code Mark Inversion) Option

The DS21455/DS21458 provide a CMI interface for connection to optical transports. This interface is a unipolar 1T2B type of signal. Ones are encoded as either a logical one or zero level for the full duration of the clock period. Zeros are encoded as a zero-to-one transition at the middle of the clock period.





Transmit and receive CMI is enabled via LIC4.7. When this register bit is set, the TTIP pin will output CMI-coded data at normal levels. This signal can be used to directly drive an optical interface. When CMI is enabled, the user can also use HDB3/B8ZS coding. When this register bit is set, the RTIP pin will become a unipolar CMI input. The CMI signal will be processed to extract and align the clock with data.

25.7 LIU Control Registers

Register Name:	LIC1
Register Description:	Line Interface Control 1
Register Address:	78h

Bit #	7	6	5	4	3	2	1	0
Name	L2	L1	LO	EGL	JAS	JABDS	DJA	TPD
Default	0	0	0	0	0	0	0	0

Bit 0/Transmit Power-Down (TPD). This bit along with the LIUC/TPD pin and the LTS (LBCR.7) bit controls the transmit power-down function.

0 = powers down the transmitter and tri-states the TTIP and TRING pins

1 = normal transmitter operation

Table 25-1. TPD Control

LBCR.7 (LTS)	LIUC/TPD PIN	LIC1.0 (TPD)	FUNCTION
0	X	0	Transmitter in power-down mode, TTIP and TRING tri-stated
0	Х	1	Transmitter enabled
1	0	0	Transmitter in power-down mode, TTIP and TRING tri-stated
1	0	1	Transmitter enabled
1	1	0	Transmitter in power-down mode, TTIP and TRING tri-stated
1	1	1	Transmitter in power-down mode, TTIP and TRING tri-stated

Bit 1/Disable Jitter Attenuator (DJA).

- 0 = jitter attenuator enabled
- 1 = jitter attenuator disabled

Bit 2/Jitter Attenuator Buffer Depth Select (JABDS).

0 = 128 bits

1 = 32 bits (use for delay sensitive applications)

Bit 3/Jitter Attenuator Select (JAS).

- 0 = place the jitter attenuator on the receive side
- 1 = place the jitter attenuator on the transmit side

Bit 4/Receive Equalizer Gain Limit (EGL). This bit controls the sensitivity of the receive equalizer.

- T1 Mode: 0 = -36dB (long haul)
 - 1 = -15dB (limited long haul)
- E1 Mode: 0 = -12dB (short haul)
 - 1 = -43dB (long haul)

Bits 5 to 7/Line Build-Out Select (L0 to L2). These bits select the output waveshape. See <u>Table 25-2</u>, <u>Table 25-3</u>, <u>Table 25-4</u>, and <u>Table 25-5</u> for the correct register settings for specific applications. In E1 mode, when using the internal termination, the user needs only to select 000 for 75Ω operation or 001 for 120Ω operation. Using TT0 and TT1 of the LICR4 register, users can then select the proper internal source termination. Line build-outs 100 and 101 are provided for backward compatibility with older products only.

APPLICATION	LIC1.7 (L2)	LIC1.6 (L1)	LIC1.5 (L0)	PSA1 (F1h)	PSA2 (F2h)	RETURN LOSS	Rt (1)
75Ω Normal	0	0	0	20h	08h	N.M.**	0
120Ω Normal	0	0	1	20h	00h	N.M.	0
75Ω with High Return Loss*	1	0	0	00h	00h	21dB	6.2Ω
120Ω with High Return Loss*	1	0	1	20h	00h	21dB	11.6Ω

Table 25-2. E1 Mode With Automatic Gain Control Mode Enabled (TLBC.6 = 0)

Table 25-3. E1 Mode With Automatic Gain Control Mode Disabled (TLBC.6 = 1)

APPLICATION	LIC1.7 (L2)	LIC1.6 (L1)	LIC1.5 (L0)	PSA1 (F1h)	PSA2 (F2h)	RETURN LOSS	Rt (1)
75Ω Normal	0	0	0	20h	08h	N.M.	0
120Ω Normal	0	0	1	00h	00h	N.M.	0
75Ω with High Return Loss*	1	0	0	00h	00h	21dB	6.2Ω
120Ω with High Return Loss*	1	0	1	00h	00h	21dB	11.6Ω

Table 25-4. T1 Mode With Automatic Gain Control Mode Enabled (TLBC.6 = 0)

APPLICATION	LIC1.7 (L2)	LIC1.6 (L1)	LIC1.5 (L0)	PSA1 (F1h)	PSA2 (F2h)	RETURN LOSS	Rt (1)
0dB CSU	0	0	0	00h	00h	N.M.	0
DSX-1 (0 to 133 feet)/0dB CSU	0	0	0	00h	00h	N.M.	0
DSX-1 (133 to 266 feet)	0	0	1	0Ah	00h	N.M.	0
DSX-1 (266 to 399 feet)	0	1	0	0Ah	00h	N.M.	0
DSX-1 (399 to 533 feet)	0	1	1	00h	00h	N.M.	0
DSX-1 (533 to 655 feet)	1	0	0	0Ah	00h	N.M.	0
-7.5dB CSU	1	0	1	00h	00h	N.M.	0
-15dB CSU	1	1	0	00h	00h	N.M.	0
-22.5dB CSU	1	1	1	00h	00h	N.M.	0

Table 25-5. T1 Mode With Automatic Gain Control Mode Disabled (TLBC.6 = 1)

APPLICATION	LIC1.7 (L2)	LIC1.6 (L1)	LIC1.5 (L0)	PSA1 (F1h)	PSA2 (F2h)	RETURN LOSS	Rt (1)
0dB CSU	0	0	0	00h	00h	N.M.	0
DSX-1 (0 to 133 feet)/0dB CSU	0	0	0	00h	00h	N.M.	0
DSX-1 (133 to 266 feet)	0	0	1	00h	00h	N.M.	0
DSX-1 (266 to 399 feet)	0	1	0	00h	00h	N.M.	0
DSX-1 (399 to 533 feet)	0	1	1	00h	00h	N.M.	0
DSX-1 (533 to 655 feet)	1	0	0	00h	00h	N.M.	0
-7.5dB CSU	1	0	1	00h	00h	N.M.	0
-15dB CSU	1	1	0	00h	00h	N.M.	0
-22.5dB CSU	1	1	1	00h	00h	N.M.	0

*TT0 and TT1 of the LIC4 register must be set to zero in this configuration.

**N.M. = not meaningful.

0 GC0 0

Register N Register D Register A	escription:	TLBC Transr 7Dh		ild-Out Con	itrol			
Bit #	7	6	5	4	3	2	1	
Name		AGCD	GC5	GC4	GC3	GC2	GC1	Γ
Default	0	0	0	0	0	0	0	Γ

Bit 0–5/Gain Control Bits 0–5 (GC0–GC5). The GC0 through GC5 bits control the gain setting automatic gain control is disabled. Use the tables below for setting the recommended values. The LB (line build-out) column refers to the value in the L0–L2 bits in LIC1 (Line Interface Control 1) register.

NETWORK MODE	LB	GC5	GC4	GC3	GC2	GC1	GC0
	0	1	0	0	1	1	0
	1	0	1	1	0	1	1
	2	0	1	1	0	1	0
T1, Impedance Match Off	3	1	0	0	0	0	0
11, impedance Wratch Off	4	1	0	0	1	1	1
	5	1	0	0	1	1	1
	6	0	1	0	0	1	1
	7	1	1	1	1	1	1
	0	0	1	1	1	1	0
	1	0	1	0	1	0	1
	2	0	1	0	1	0	1
T1, Impedance Match On	3	0	1	1	0	1	0
11, impedance Watch On	4	1	0	0	0	1	0
	5	1	0	0	0	0	0
	6	0	0	1	1	0	0
	7	1	1	1	1	1	1
	0	1	0	0	0	0	1
E1, Impedance Match Off	1	1	0	0	0	0	1
E1, Impedance Watch Off	4	1	0	1	0	1	0
	5	1	0	1	0	0	0
F1 Impedance Match On	1	0	1	1	0	1	0
E1, Impedance Match On	2	0	1	1	0	1	0

Bit 6/Automatic Gain Control Disable (AGCD).

0 = use Transmit AGC, TLBC bits 0–5 are "don't care" 1 = do not use Transmit AGC, TLBC bits 0–5 set nominal level

Bit 7/Unused, must be set to zero for proper operation.

Register N	ame:	LIC2							
Register D	escription:	Line Iı	Line Interface Control 2						
Register A	ddress:	79h							
Bit #	7	6	5	4	3	2	1	0	
Name	ETS	LIRST	IBPV	TUA1	JAMUX	_	SCLD	CLDS	
Default	0	0	0	0	0	0	0	0	

Bit 0/Custom Line Driver Select (CLDS). Setting this bit to a one will redefine the operation of the transmit line driver. When this bit is set to a one and LIC1.5 = LIC1.6 = LIC1.7 = 0, then the device will generate a square wave at the TTIP and TRING outputs instead of a normal waveform. When this bit is set to a one and LIC1.5 = LIC1.6 = LIC1.7 \neq 0, then the device will force TTIP and TRING outputs to become open-drain drivers instead of their normal push-pull operation. This bit should be set to zero for normal operation of the device.

Bit 1/Short Circuit Limit Disable (ETS = 1) (SCLD). Controls the 50mA (RMS) current limiter.

0 =enable 50mA current limiter

1 = disable 50mA current limiter

Bit 2/Unused, must be set to zero for proper operation.

Bit 3/Jitter Attenuator MUX (JAMUX). Controls the source for JACLK.

0 = JACLK sourced from MCLK (2.048MHz or 1.544MHz at MCLK)

1 = JACLK sourced from internal PLL (2.048MHz at MCLK)

Bit 4/Transmit Unframed All Ones (TUA1). The polarity of this bit is set such that the device will transmit an all ones pattern on power-up or device reset. This bit must be set to a one to allow the device to transmit data. The transmission of this data pattern is always timed off of the JACLK.

0 = transmit all ones at TTIP and TRING

1 = transmit data normally

Bit 5/Insert BPV (IBPV). A zero-to-one transition on this bit will cause a single BPV to be inserted into the transmit data stream. Once this bit has been toggled from a zero to a one, the device waits for the next occurrence of three consecutive ones to insert the BPV. This bit must be cleared and set again for a subsequent error to be inserted.

Bit 6/Line Interface Reset (LIRST). Setting this bit from a zero to a one will initiate an internal reset that resets the clock recovery state machine and recenters the jitter attenuator. Normally this bit is only toggled on power-up. Must be cleared and set again for a subsequent reset.

Bit 7/E1/T1 Select (ETS).

0 = T1 Mode Selected 1 = E1 Mode Selected

ΔOZ

Register N Register D Register A	escription:	LIC3 Line Iı 7Ah	nterface Co	ntrol 3				
Bit #	7	6	5	4	3	2	1	0
Name		TCES	RCES	MM1	MM0	RSCLKE	TSCLKE	TAO
Default	0	0	0	0	0	0	0	0

Bit 0/Transmit Alternate Ones and Zeros (TAOZ). Transmit a ...101010... pattern (Customer Disconnect Indication

Signal) at TTIP and TRING. The transmission of this data pattern is always timed off of TCLK.

0 = disabled

1 = enabled

Bit 1/Transmit Synchronization G.703 Clock Enable (TSCLKE).

0 = disable 1.544 MHz (T1)/2.048 MHz (E1) transmit synchronization clock

1 = enable 1.544MHz (T1)/2.048MHz (E1) transmit synchronization clock

Bit 2/Receive Synchronization G.703 Clock Enable (RSCLKE).

0 = disable 1.544MHz (T1)/2.048MHz (E1) synchronization receive mode

1 = enable 1.544MHz (T1)/2.048MHz (E1) synchronization receive mode

Bits 3 to 4/Monitor Mode (MM0 to MM1).

MM1	MM0	INTERNAL LINEAR GAIN BOOST (dB)
0	0	Normal operation (no boost)
0	1	20
1	0	26
1	1	32

Bit 5/Receive Clock Edge Select (RCES). Selects which RCLKO edge to update RPOSO and RNEGO.

0 = update RPOSO and RNEGO on rising edge of RCLKO

1 = update RPOSO and RNEGO on falling edge of RCLKO

Bit 6/Transmit Clock Edge Select (TCES). Selects which TCLKI edge to sample TPOSI and TNEGI.

0 = sample TPOSI and TNEGI on falling edge of TCLKI

1 = sample TPOSI and TNEGI on rising edge of TCLKI

Bit 7/Unused, must be set to zero for proper operation.

Register Name:	LIC4
Register Description:	Line Interface Control 4
Register Address:	7Bh

Bit #	7	6	5	4	3	2	1	0
Name	CMIE	CMII	MPS1	MPS0	TT1	TT0	RT1	RT0
Default	0	0	0	0	0	0	0	0

Bits 0 to 1/Receive Termination Select (RT0 to RT1).

RT1	RT0	INTERNAL RECEIVE TERMINATION CONFIGURATION
0	0	Internal Receive-Side Termination Disabled
0	1	Internal Receive-Side 75Ω Enabled
1	0	Internal Receive-Side 100Ω Enabled
1	1	Internal Receive-Side 120Ω Enabled

Bits 2 to 3/Transmit Termination Select (TT0 to TT1).

TT1	TT0	INTERNAL TRANSMIT TERMINATION CONFIGURATION
0	0	Internal Transmit-Side Termination Disabled
0	1	Internal Transmit-Side 75Ω Enabled
1	0	Internal Transmit-Side 100Ω Enabled
1	1	Internal Transmit-Side 120Ω Enabled

Bits 4 and 5/MCLK Prescaler for T1 Mode.

MCLK (MHz)	MPS1	MPS0	JAMUX (LIC2.3)
1.544	0	0	0
3.088	0	1	0
6.176	1	0	0
12.352	1	1	0
2.048	0	0	1
4.096	0	1	1
8.192	1	0	1
16.384	1	1	1

Bits 4 and 5/MCLK Prescaler for E1 Mode.

MCLK (MHz)	MPS1	MPS0	JAMUX (LIC2.3)
2.048	0	0	0
4.096	0	1	0
8.192	1	0	0
16.384	1	1	0

Bit 6/CMI Invert (CMII).

0 = CMI normal at TTIP and RTIP

1 = invert CMI signal at TTIP and RTIP

Bit 7/CMI Enable (CMIE).

0 = disable CMI mode

1 = enable CMI mode

Register N Register D Register A	escription:	INFO2 Inform 11h	ation Regis	ter 2				
Bit #	7	6	5	4	3	2	1	0
Name	BSYNC	BD	TCLE	TOCD	RL3	RL2	RL1	RL0
Default	0	0	0	0	0	0	0	0

RL3	RL2 RL1 RL0		RECEIVE LEVEL	
KLS	KL2	KL1	KLU	(dB)
0	0	0	0	Greater than -2.5
0	0	0	1	-2.5 to -5.0
0	0	1	0	-5.0 to -7.5
0	0	1	1	-7.5 to -10.0
0	1	0	0	-10.0 to -12.5
0	1	0	1	-12.5 to -15.0
0	1	1	0	-15.0 to -17.5
0	1	1	1	-17.5 to -20.0
1	0	0	0	-20.0 to -22.5
1	0	0	1	-22.5 to -25.0
1	0	1	0	-25.0 to -27.5
1	0	1	1	-27.5 to -30.0
1	1	0	0	-30.0 to -32.5
1	1	0	1	-32.5 to -35.0
1	1	1	0	-35.0 to -37.5
1	1	1	1	Less than -37.5

Bits 0 to 3/Receive Level Bits (RL0 to RL3). Real-time bits.

Bit 4/Transmit Open-Circuit Detect (TOCD). A real-time bit set when the device detects that the TTIP and TRING outputs are open-circuited.

Bit 5/Transmit Current Limit Exceeded (TCLE). A real-time bit set when the 50mA (RMS) current limiter is activated, whether the current limiter is enabled or not.

Bit 6/BOC Detected (BD). A real-time bit that is set high when the BOC detector is presently seeing a valid sequence and set low when no BOC is currently being detected.

Bit 7/BERT Real-Time Synchronization Status (BSYNC). Real-time status of the synchronizer (this bit is not latched). Will be set when the incoming pattern matches for 32 consecutive bit positions. Will be cleared when six or more bits out of 64 are received in error. Refer to BSYNC in the BERT status register, SR9, for an interrupt-generating version of this signal.

Register N Register D Register A	escription:	SR1 Status 16h	Status Register 1					
Bit #	7	6	5	4	3	2	1	0
Name	ILUT	TIMER	RSCOS	JALT	LRCL	TCLE	TOCD	LOLITC
Default	0	0	0	0	0	0	0	0

Bit 0/Loss of Line Interface Transmit Clock Condition (LOLITC). Set when TCLKI has not transitioned for one channel time.

Bit 1/Transmit Open-Circuit Detect Condition (TOCD). Set when the device detects that the TTIP and TRING outputs are open-circuited.

Bit 2/Transmit Current Limit Exceeded Condition (TCLE). Set when the 50mA (RMS) current limiter is activated whether the current limiter is enabled or not.

Bit 3/Line Interface Receive Carrier Loss Condition (LRCL). Set when the carrier signal is lost.

Bit 4/Jitter Attenuator Limit Trip Event (JALT). Set when the jitter attenuator FIFO reaches to within 4 bits of its useful limit. Will be cleared when read. Useful for debugging jitter-attenuation operation.

Bit 5/Receive Signaling Change Of State Event (RSCOS). Set when any channel selected by the receive-signaling changeof-state interrupt-enable registers (RSCSE1 through RSCSE4) changes signaling state.

Bit 6/Timer Event (TIMER). Follows the error counter update interval as determined by the ECUS bit in the Error Counter Configuration Register (ERCNT).

T1 Mode: Set on increments of one second or 42ms based on RCLK.

E1 Mode: Set on increments of one second or 62.5ms based on RCLK.

Bit 7/Input Level Under Threshold (ILUT). This bit is set whenever the input level at RTIP and RRING falls below the threshold set by the value in CCR4.4 through CCR4.7. The level must remain below the programmed threshold for approximately 50ms for this bit to be set. This is a double interrupt bit (See Section <u>8.3</u>).

Register Name:	IMR1
Register Description:	Interrupt Mask Register 1
Register Address:	17h

Bit #	7	6	5	4	3	2	1	0
Name	ILUT	TIMER	RSCOS	JALT	LRCL	TCLE	TOCD	LOLITC
Default	0	0	0	0	0	0	0	0

Bit 0/Loss of Transmit Clock Condition (LOLITC).

0 =interrupt masked

1 = interrupt enabled–generates interrupts on rising and falling edges

Bit 1/Transmit Open Circuit Detect Condition (TOCD).

0 = interrupt masked

1 = interrupt enabled–generates interrupts on rising and falling edges

Bit 2/Transmit Current Limit Exceeded Condition (TCLE).

0 =interrupt masked

1 = interrupt enabled–generates interrupts on rising and falling edges

Bit 3/Line Interface Receive Carrier Loss Condition (LRCL).

0 = interrupt masked

1 = interrupt enabled–generates interrupts on rising and falling edges

Bit 4/Jitter Attenuator Limit Trip Event (JALT).

0 =interrupt masked

1 = interrupt enabled

Bit 5/Receive Signaling Change-of-State Event (RSCOS).

0 =interrupt masked

1 = interrupt enabled

Bit 6/Timer Event (TIMER).

0 = interrupt masked

1 =interrupt enabled

Bit 7/Input Level Under Threshold (ILUT)

0 =interrupt masked

1 = interrupt enabled

25.8 Recommended Circuits




Figure 25-5. Software-Selected Termination, Metallic Protection

Table 25-6. Component List (Software-Selected Termination, Metallic Protection)

NAME	DESCRIPTION			
F1 and F2	.25A slow blow fuse			
S1 and S2	25V (max) transient suppressor			
S3 and S4	77V (max) transient suppressor			
T1 and T2	Fransformer 1:1CT and 1:2CT (3.3V, SMT)			
T3 and T4	Dual common-mode choke (SMT)			

 Note 1:
 T3 and T4 are optional. For more information, contact the Telecom Support Group at telecom.support@dalsemi.com.

 Note 2:
 The layout from the transformers to the network interface is critical. Traces should be at least 25 mils wide and separated from other circuit lines by at least 150 mils. The area under this portion of the circuit should not contain power planes.

 Note 3:
 Some T1 (never in E1) applications source or sink power from the network-side center taps of

Note 4: A list of transformer part numbers and manufacturers is available by contacting

Note 4: A list of transformer part numbers and manufacturers is available by contacting <u>telecom.support@dalsemi.com</u>.




Figure 25-6. Software-Selected Termination, Longitudinal Protection

Table 25-7. Component List (Software-Selected Termination, Longitudinal Protection)

NAME	DESCRIPTION			
F1 to F4	1.25A slow blow fuse			
S1 and S2	25V (max) transient suppressor			
S3, S4, S5, S6	180V (max) transient suppressor			
S7 and S8	40V (max) transient suppressor			
T1 and T2	Transformer 1:1CT and 1:2CT (3.3V, SMT)			
T3 and T4	Dual common-mode choke (SMT)			

Note 1:	T3 and T4 are optional. For more information, contact the Telecom Support Group at
	<u>telecom.support@dalsemi.com</u> .

```
Note 2: A list of alternate transformer part numbers and manufacturers is available at telecom.support@dalsemi.com.
```

- **Note 3:** The layout from the transformers to the network interface is critical. Traces should be at least 25 mils wide and separated from other circuit lines by at least 150 mils. The area under this portion of the circuit should not contain power planes.
- **Note 4:** Some T1 (never in E1) applications source or sink power from the network-side center taps of the Rx/Tx transformers.
- **Note 5:** The ground trace connected to the S2/S3 pair and the S4/S5 pair should be at least 50 mils wide to conduct the extra current from a longitudinal power-cross event.

25.9 Component Specifications

Table 25-8. Transformer Specifications

SPECIFICATION	RECOMMENDED VALUE
Turns Ratio (3.3V Applications)	1:1 (receive) and 1:2 (transmit) $\pm 2\%$
Primary Inductance	600μH minimum
Leakage Inductance	1.0µH maximum
Intertwining Capacitance	40pF maximum
Transmit Transformer DC Resistance	
Primary (Device Side)	1.0Ω maximum
Secondary	2.0Ω maximum
Receive Transformer DC Resistance	
Primary (Device Side)	1.2Ω maximum
Secondary	1.2Ω maximum





Figure 25-7. E1 Transmit Pulse Template

Figure 25-8. T1 Transmit Pulse Template









Figure 25-10. Jitter Attenuation (T1 Mode)






Figure 25-11. Jitter Attenuation (E1 Mode)

26. PROGRAMMABLE IN-BAND LOOP CODE GENERATION AND DETECTION

The DS21455/DS21458 can generate and detect a repeating bit pattern from 1 bit to 8 bits or 16 bits in length. **This function is available only in T1 mode**. To transmit a pattern, the user will load the pattern to be sent into the transmit code definition registers (TCD1 and TCD2) and select the proper length of the pattern by setting the TC0 and TC1 bits in the in-band code-control (IBCC) register. When generating a 1-, 2-, 4-, 8-, or 16-bit pattern both transmit code-definition registers (TCD1 and TCD2) must be filled with the proper code. Generation of a 3-, 5-, 6-, and 7-bit pattern only requires TCD1 to be filled. Once this is accomplished, the pattern will be transmitted as long as the TLOOP control bit (T1CCR1.0) is enabled. Normally (unless the transmit formatter is programmed to not insert the F-bit position) the framer will overwrite the repeating pattern once every 193 bits to allow the F-bit position to be sent.

An example: to transmit the standard loop-up code for channel service units (CSUs), which is a repeating pattern of ...10000100001..., set TCD1 = 80h, IBCC = 0 and T1CCR1.0 = 1.

The framer has three programmable pattern detectors. Typically, two of the detectors are used for loop-up and loop-down code detection. The user will program the codes to be detected in the receive-up codedefinition (RUPCD1 and RUPCD2) registers and the receive-down code-definition (RDNCD1 and RDNCD2) registers and the length of each pattern will be selected via the IBCC register. A third detector (spare) is defined and controlled via the RSCD1/RSCD2 and RSCC registers. Both receive codedefinition registers are used together to form a 16-bit register when detecting a 16-bit pattern. Both receive code-definition registers will be filled with the same value for 8-bit patterns. Detection of a 1-, 2-, 3-, 4-, 5-, 6-, and 7-bit pattern only requires the first receive code-definition register to be filled. The framer will detect repeating pattern codes in both framed and unframed circumstances with bit error rates as high as 10E-2. The detectors are capable of handling both F-bit inserted and F-bit overwrite patterns. Writing the least significant byte of the receive code-definition register resets the integration period for that detector. The code detector has a nominal integration period of 36ms. Hence, after about 36ms of receiving a valid code, the proper status bit (LUP at SR3.5, LDN at SR3.6, and LSPARE at SR3.7) will be set to a one. Normally codes are sent for a period of five seconds. It is recommended that the software poll the framer every 50ms to 1000ms until five seconds has elapsed to ensure that the code is continuously present.

Register Name:	IBCC
Register Description:	In-Band Code Control Register
Register Address:	B6h

Bit #	7	6	5	4	3	2	1	0
Name	TC1	TC0	RUP2	RUP1	RUP0	RDN2	RDN1	RDN0
Default	0	0	0	0	0	0	0	0

Bits 0 to 2/Receive-Down Code Length Definition Bits (RDN0 to RDN2).

RDN2	RDN1	RDN0	LENGTH SELECTED (Bits)
0	0	0	1
0	0	1	2
0	1	0	3
0	1	1	4
1	0	0	5
1	0	1	6
1	1	0	7
1	1	1	8/16

Bits 3 to 5/Receive-Up Code Length Definition Bits (RUP0 to RUP2).

RUP2	RUP1	RUP0	LENGTH SELECTED (Bits)
0	0	0	1
0	0	1	2
0	1	0	3
0	1	1	4
1	0	0	5
1	0	1	6
1	1	0	7
1	1	1	8/16

Bits 6 to 7/Transmit Code Length Definition Bits (TC0 to TC1).

TC1	TC0	LENGTH SELECTED (Bits)
0	0	5
0	1	6/3
1	0	7
1	1	16/8/4/2/1

Register Name:	TCD1
Register Description:	Transmit Code Definition Register 1
Register Address:	B7h

Bit #	7	6	5	4	3	2	1	0
Name	C7	C6	C5	C4	C3	C2	C1	C0
Default	0	0	0	0	0	0	0	0

Bit 0/Transmit Code Definition Bit 0 (C0). A "don't care" if a 5-, 6-, or 7-bit length is selected.

Bit 1/Transmit Code Definition Bit 1 (C1). A "don't care" if a 5-bit or 6-bit length is selected.

Bit 2/Transmit Code Definition Bit 2 (C2). A "don't care" if a 5-bit length is selected.

Bit 3/Transmit Code Definition Bit 3 (C3).

Bit 4/Transmit Code Definition Bit 4 (C4).

Bit 5/Transmit Code Definition Bit 5 (C5).

Bit 6/Transmit Code Definition Bit 6 (C6).

Bit 7/Transmit Code Definition Bit 7 (C7). First bit of the repeating pattern.

Register Name:	TCD2
Register Description:	Transmit Code Definition Register 2
Register Address:	B8h

Bit #	7	6	5	4	3	2	1	0
Name	C7	C6	C5	C4	C3	C2	C1	C0
Default	0	0	0	0	0	0	0	0

Note: Least significant byte of 16-bit codes.

Bit 0/Transmit Code Definition Bit 0 (C0). A "don't care" if a 5-, 6-, or 7-bit length is selected.
Bit 1/Transmit Code Definition Bit 1 (C1). A "don't care" if a 5-, 6-, or 7-bit length is selected.
Bit 2/Transmit Code Definition Bit 2 (C2). A "don't care" if a 5-, 6-, or 7-bit length is selected.
Bit 3/Transmit Code Definition Bit 3 (C3). A "don't care" if a 5-, 6-, or 7-bit length is selected.
Bit 4/Transmit Code Definition Bit 4 (C4). A "don't care" if a 5-, 6-, or 7-bit length is selected.
Bit 5/Transmit Code Definition Bit 5 (C5). A "don't care" if a 5-, 6-, or 7-bit length is selected.
Bit 6/Transmit Code Definition Bit 6 (C6). A "don't care" if a 5-, 6-, or 7-bit length is selected.

0 C00

0

0

0

0

Register N Register D Register A	escription:	RUPC Receiv B9h	D1 e-Up Code]	Definition R	legister 1		
Bit #	7	6	5	4	3	2	1
Name	C7	C6	C5	C4	C3	C2	C1
Default	0	0	0	0	0	0	0

Note: Writing this register resets the detector's integration period.

Default

0

0

Bit 0/Receive-Up Code Definition Bit 0 (C0). A "don't care" if a 1-bit to 7-bit length is selected. Bit 1/Receive-Up Code Definition Bit 1 (C1). A "don't care" if a 1-bit to 6-bit length is selected. Bit 2/Receive-Up Code Definition Bit 2 (C2). A "don't care" if a 1-bit to 5-bit length is selected. Bit 3/Receive-Up Code Definition Bit 3 (C3). A "don't care" if a 1-bit to 4 bit length is selected. Bit 4/Receive-Up Code Definition Bit 4 (C4). A "don't care" if a 1-bit to 3-bit length is selected. Bit 5/Receive-Up Code Definition Bit 5 (C5). A "don't care" if a 1-bit or 2-bit length is selected. Bit 6/Receive-Up Code Definition Bit 6 (C6). A "don't care if a 1-bit length is selected. Bit 7/Receive-Up Code Definition Bit 7 (C7). First bit of the repeating pattern.

Register N Register D Register A	escription:	RUPC Receiv Bah		Definition R	Register 2			
Bit #	7	6	5	4	3	2	1	0
Name	C7	C6	C5	C4	C3	C2	C1	C0

0

0

Bit 0/Receive-Up Code Definition Bit 0 (C0). A "don't care" if a 1-bit to 7-bit length is selected. Bit 1/Receive-Up Code Definition Bit 1 (C1). A "don't care" if a 1-bit to 7-bit length is selected. Bit 2/Receive-Up Code Definition Bit 2 (C2). A "don't care" if a 1-bit to 7-bit length is selected. Bit 3/Receive-Up Code Definition Bit 3 (C3). A "don't care" if a 1-bit to 7-bit length is selected. Bit 4/Receive-Up Code Definition Bit 4 (C4). A "don't care" if a 1-bit to 7-bit length is selected. Bit 5/Receive-Up Code Definition Bit 5 (C5). A "don't care" if a 1-bit to 7-bit length is selected. Bit 6/Receive-Up Code Definition Bit 6 (C6). A "don't care" if a 1-bit to 7-bit length is selected. Bit 7/Receive-Up Code Definition Bit 7 (C7). A "don't care" if a 1-bit to 7-bit length is selected.

Register N Register D Register A	escription:	RDNC Receiv BBh		de Definitio	n Register 1			
Bit #	7	6	5	4	3	2	1	0
Name	C7	C6	C5	C4	C3	C2	C1	C0
Default	0	0	0	0	0	0	0	0

Note: Writing this register resets the detector's integration period.

Bit 0/Receive-Down Code Definition Bit 0 (C0). A "don't care" if a 1-bit to 7-bit length is selected.
Bit 1/Receive-Down Code Definition Bit 1 (C1). A "don't care" if a 1-bit to 6-bit length is selected.
Bit 2/Receive-Down Code Definition Bit 2 (C2). A "don't care" if a 1-bit to 5-bit length is selected.
Bit 3/Receive-Down Code Definition Bit 3 (C3). A "don't care" if a 1-bit to 4-bit length is selected.
Bit 4/Receive-Down Code Definition Bit 4 (C4). A "don't care" if a 1-bit to 3-bit length is selected.
Bit 5/Receive-Down Code Definition Bit 5 (C5). A "don't care" if a 1-bit or 2-bit length is selected.
Bit 6/Receive-Down Code Definition Bit 6 (C6). A "don't care" if a 1-bit length is selected.
Bit 7/Receive-Down Code Definition Bit 7 (C7). First bit of the repeating pattern.

Register Name:	RDNCD2
Register Description:	Receive-Down Code Definition Register 2
Register Address:	BCh

Bit #	7	6	5	4	3	2	1	0
Name	C7	C6	C5	C4	C3	C2	C1	C0
Default	0	0	0	0	0	0	0	0

Bit 0/Receive-Down Code Definition Bit 0 (C0). A "don't care" if a 1-bit to 7-bit length is selected.

Bit 1/Receive-Down Code Definition Bit 1 (C1). A "don't care" if a 1-bit to 7-bit length is selected.
Bit 2/Receive-Down Code Definition Bit 2 (C2). A "don't care" if a 1-bit to 7-bit length is selected.
Bit 3/Receive-Down Code Definition Bit 3 (C3). A "don't care" if a 1-bit to 7-bit length is selected.
Bit 4/Receive-Down Code Definition Bit 4 (C4). A "don't care" if a 1-bit to 7-bit length is selected.
Bit 5/Receive-Down Code Definition Bit 5 (C5). A "don't care" if a 1-bit to 7-bit length is selected.
Bit 6/Receive-Down Code Definition Bit 6 (C6). A "don't care" if a 1-bit to 7-bit length is selected.

Register N Register D Register A	escription:	RSCC In-Bai BDh	nd Receive S	Spare Contr	ol Register			
Bit #	7	6	5	4	3	2	1	0
Name						RSC2	RSC1	RSC0

0

0

0

0

Bits 0 to 2/Receive Spare Code Length Definition Bits (RSC0 to RSC2).

0

RSC2	RSC1	RSC0	LENGTH SELECTED (Bits)
0	0	0	1
0	0	1	2
0	1	0	3
0	1	1	4
1	0	0	5
1	0	1	6
1	1	0	7
1	1	1	8/16

Bit 3/Unused, must be set to zero for proper operation.

0

Default

Bit 4/Unused, must be set to zero for proper operation.

Bit 5/Unused, must be set to zero for proper operation.

Bit 6/Unused, must be set to zero for proper operation.

 $\frac{0}{C0}$

Register N Register D Register A	escription:		RSCD1 Receive-Spare Code Definition Register 1 BEh							
Bit #	7	6	5	4	3	2	1			
Name	C7	C6	C5	C4	C3	C2	C1			
Default	0	0	0	0	0	0	0			

Note: Writing this register resets the detector's integration period.

Bit 0/Receive-Spare Code Definition Bit 0 (C0). A "don't care" if a 1-bit to 7-bit length is selected. Bit 1/Receive-Spare Code Definition Bit 1 (C1). A "don't care" if a 1-bit to 6-bit length is selected. Bit 2/Receive-Spare Code Definition Bit 2 (C2). A "don't care" if a 1-bit to 5-bit length is selected. Bit 3/Receive-Spare Code Definition Bit 3 (C3). A "don't care" if a 1-bit to 4-bit length is selected Bit 4/Receive-Spare Code Definition Bit 4 (C4). A "don't care" if a 1-bit to 3-bit length is selected. Bit 5/Receive-Spare Code Definition Bit 5 (C5). A "don't care" if a 1-bit or 2-bit length is selected. Bit 6/Receive-Spare Code Definition Bit 6 (C6). A "don't care" if a 1-bit or 2-bit length is selected.

Register Name: Register Description: Register Address:	RSCD2 Receive-Spare Code Definition Register 2 BFh	

Bit #	7	6	5	4	3	2	1	0
Name	C7	C6	C5	C4	C3	C2	C1	C0
Default	0	0	0	0	0	0	0	0

Bit 0/Receive-Spare Code Definition Bit 0 (C0). A "don't care" if a 1-bit to 7-bit length is selected. Bit 1/Receive-Spare Code Definition Bit 1 (C1). A "don't care" if a 1-bit to 7-bit length is selected. Bit 2/Receive-Spare Code Definition Bit 2 (C2). A "don't care" if a 1-bit to 7-bit length is selected. Bit 3/Receive-Spare Code Definition Bit 3 (C3). A "don't care" if a 1-bit to 7-bit length is selected. Bit 4/Receive-Spare Code Definition Bit 4 (C4). A "don't care" if a 1-bit to 7-bit length is selected. Bit 5/Receive-Spare Code Definition Bit 5 (C5). A "don't care" if a 1-bit to 7-bit length is selected. Bit 6/Receive-Spare Code Definition Bit 6 (C6). A "don't care" if a 1-bit to 7-bit length is selected.

27. BERT FUNCTION

The BERT (Bit Error-Rate Tester) block can generate and detect both pseudorandom and repeating-bit patterns. It is used to test and stress data-communication links.

The BERT block can generate and detect the following patterns:

- The pseudorandom patterns 2E7, 2E11, 2E15, and QR_{SS}
- A repetitive pattern from 1 to 32 bits in length
- Alternating (16-bit) words that flip every 1 to 256 words
- Daly pattern

The BERT function is assigned on a per-channel basis for both the transmitter and receiver. This is accomplished by using the special per-channel function. Using this function, the BERT pattern can be transmitted and/or received in single or across multiple DS0s, contiguous or broken. Transmit and receive bandwidth assignments are independent of each other.

The BERT receiver has a 32-bit bit counter and a 24-bit error counter. The BERT receiver will report three events: a change in receive-synchronizer status, a bit error detection, and if either the bit counter or the error counter overflows. Each of these events can be masked within the BERT function via the BERT control register 1 (BC1). If the software detects that the BERT has reported an event, then the software must read the BERT information register (BIR) to determine which event(s) has occurred. To activate the BERT block, the host must configure the BERT multiplexer via the BIC register.

SR9 contains the status information on the BERT function. The host can be alerted when there is a change of state of the BERT via this register. A major change of state is defined as either a change in the receive synchronization (i.e., the BERT has gone into or out of receive synchronization), a bit error has been detected, or an overflow has occurred in either the bit counter or the error counter. The host must read SR9 to determine the change of state.

27.1 BERT Register Description

Register Name:	BC1
Register Description:	BERT Control Register 1
Register Address:	E0h

Bit #	7	6	5	4	3	2	1	0
Name	TC	TINV	RINV	PS2	PS1	PS0	LC	RESYNC
Default	0	0	0	0	0	0	0	0

Bit 0/Force Resynchronization (RESYNC). A low-to-high transition will force the receive BERT synchronizer to resynchronize to the incoming data stream. This bit should be toggled from low to high whenever the host wishes to acquire synchronization on a new pattern. Must be cleared and set again for a subsequent resynchronization.

Bit 1/Load Bit and Error Counters (LC). A low-to-high transition latches the current bit and error counts into the registers BBC1/BBC2/BBC3/BBC4 and BEC1/BEC2/BEC3 and clears the internal count. This bit should be toggled from low to high whenever the host wishes to begin a new acquisition period. Must be cleared and set again for a subsequent loads.

Bits 2 to 4/Pattern Select Bits (PS0 to PS2)

PS2	PS1	PS0	PATTERN DEFINITION
0	0	0	Pseudorandom 2E7–1
0	0	1	Pseudorandom 2E11–1
0	1	0	Pseudorandom 2E15–1
0	1	1	Pseudorandom Pattern QRSS. A 2^{20} - 1 pattern with 14 consecutive zero restriction.
1	0	0	Repetitive Pattern
1	0	1	Alternating Word Pattern
1	1	0	Modified 55 Octet (Daly) Pattern The Daly pattern is a repeating 55 octet pattern that is byte-aligned into the active DS0 time slots. The pattern is defined in an ATIS (Alliance for Telecommunications Industry Solutions) Committee T1 Technical Report Number 25 (November 1993).
1	1	1	Pseudorandom 2E9 - 1

Bit 5/Receive Invert Data Enable (RINV).

- 0 =do not invert the incoming data stream
- 1 = invert the incoming data stream

Bit 6/Transmit Invert Data Enable (TINV).

- 0 = do not invert the outgoing data stream
- 1 = invert the outgoing data stream

Bit 7/Transmit Pattern Load (TC). A low-to-high transition loads the pattern generator with the pattern that is to be generated. This bit should be toggled from low to high whenever the host wishes to load a new pattern. Must be cleared and set again for a subsequent loads.

Register N Register D Register A	escription:	BC2 BERT E1h	Control Re	gister 2				
Bit #	7	6	5	4	3	2	1	0
Name	EIB2	EIB1	EIB0	SBE	RPL3	RPL2	RPL1	RPL0
Default	0	0	0	0	0	0	0	0

Bits 0 to 3/Repetitive Pattern Length Bit 3 (RPL0 to RPL3). RPL0 is the LSB and RPL3 is the MSB of a nibble that describes the how long the repetitive pattern is. The valid range is 17 (0000) to 32 (1111). These bits are ignored if the receive BERT is programmed for a pseudorandom pattern. To create repetitive patterns less than 17 bits in length, the user must set the length to an integer number of the desired length that is less than or equal to 32. For example, to create a 6-bit pattern, the user can set the length to 18 (0001) or to 24 (0111) or to 30 (1101).

Length (Bits)	RPL3	RPL2	RPL1	RPL0
17	0	0	0	0
18	0	0	0	1
19	0	0	1	0
20	0	0	1	1
21	0	1	0	0
22	0	1	0	1
23	0	1	1	0
24	0	1	1	1
25	1	0	0	0
26	1	0	0	1
27	1	0	1	0
28	1	0	1	1
29	1	1	0	0
30	1	1	0	1
31	1	1	1	0
32	1	1	1	1

Bit 4/Single Bit Error Insert (SBE). A low-to-high transition will create a single bit error. Must be cleared and set again for a subsequent bit error to be inserted.

Bits 5 to 7/Error Insert Bits 0 to 2 (EIB0 to EIB2). Will automatically insert bit errors at the prescribed rate into the generated data pattern. Can be used for verifying error detection features.

EIB2	EIB1	EIB0	ERROR RATE INSERTED
0	0	0	No errors automatically inserted
0	0	1	10E-1
0	1	0	10E-2
0	1	1	10E-3
1	0	0	10E-4
1	0	1	10E-5
1	1	0	10E-6
1	1	1	10E-7

Register Name:	BIC
Register Description:	BERT Interface Control Register
Register Address:	EAh

Bit #	7	6	5	4	3	2	1	0
Name		RFUS		TBAT	TFUS	_	BERTDIR	BERTEN
Default	0	0	0	0	0	0	0	0

Bit 0/BERT Enable (BERTEN).

0 = BERT disabled

1 = BERT enabled

Bit 1/BERT Direction (BERTDIR).

0 = network: BERT transmits toward the network (TTIP and TRING) and receives from the network (RTIP and RRING). The BERT pattern can be looped back to the receiver internally by using the Framer Loopback function. 1 = system: BERT transmits toward the system backplane (RSER) and receives from the system backplane (TSER)

Bit 2/Unused, must be set to zero for proper operation.

Bit 3/Transmit Framed/Unframed Select (TFUS). For T1 mode only.

0 = BERT will not source data into the F-bit position (framed)

1 = BERT will source data into the F-bit position (unframed)

Bit 4/Transmit Byte Align Toggle (TBAT). A zero-to-one transition will force the BERT to byte align its pattern with the transmit formatter. This bit must be transitioned in order to byte-align the Daly Pattern.

Bit 5/Unused, must be set to zero for proper operation.

Bit 6/Receive Framed/Unframed Select (RFUS). For T1 mode only.

0 = BERT will not sample data from the F-bit position (framed)

1 = BERT will sample data from the F-bit position (unframed)

Register Name: Register Description: Register Address:		SR9 Status 26h	Register 9					
Bit #	7	6	5	4	3	2	1	0
Name		BBED	BBCO	BEC0	BRA1	BRA0	BRLOS	BSYNC
Default	0	0	0	0	0	0	0	0

Bit 0/BERT in Synchronization Condition (BSYNC). Will be set when the incoming pattern matches for 32 consecutive bit positions. Refer to BSYNC in INFO2 register for a real-time version of this bit.

Bit 1/BERT Receive Loss Of Synchronization Condition (BRLOS). A latched bit that is set whenever the receive BERT begins searching for a pattern. The BERT will lose sync after receiving six errored bits out of 63 bits. Synchronization is lost when six errors are received in 63 bits. Once synchronization is achieved, this bit will remain set until read.

Bit 2/BERT Receive All Zeros Condition (BRA0). A latched bit that is set when 32 consecutive zeros are received. Allowed to be cleared once a one is received.

Bit 3/BERT Receive All Ones Condition (BRA1). A latched bit that is set when 32 consecutive ones are received. Allowed to be cleared once a zero is received.

Bit 4/BERT Error Counter Overflow (BECO) Event (BECO). A latched bit that is set when the 24-bit BERT error counter (BEC) overflows. Cleared when read and will not be set again until another overflow occurs.

Bit 5/BERT Bit Counter Overflow Event (BBCO). A latched bit that is set when the 32-bit BERT bit counter (BBC) overflows. Cleared when read and will not be set again until another overflow occurs.

Bit 6/BERT Bit Error Detected (BED) Event (BBED). A latched bit that is set when a bit error is detected. The receive BERT must be in synchronization for it detect bit errors. Cleared when read.

Register Name:	IMR9
Register Description:	Interrupt Mask Register 9
Register Address:	27h

Bit #	7	6	5	4	3	2	1	0
Name		BBED	BBCO	BEC0	BRA1	BRA0	BRLOS	BSYNC
Default	0	0	0	0	0	0	0	0

Bit 0/BERT in Synchronization Condition (BSYNC).

0 =interrupt masked

1 = interrupt enabled–interrupts on rising and falling edges

Bit 1/Receive Loss Of Synchronization Condition (BRLOS).

0 =interrupt masked

1 = interrupt enabled–interrupts on rising and falling edges

Bit 2/Receive All Zeros Condition (BRA0).

0 = interrupt masked

1 = interrupt enabled–interrupts on rising and falling edges

Bit 3/Receive All Ones Condition (BRA1).

0 =interrupt masked

1 = interrupt enabled–interrupts on rising and falling edges

Bit 4/BERT Error Counter Overflow Event (BECO).

0 =interrupt masked

1 = interrupt enabled

Bit 5/BERT Bit Counter Overflow Event (BBCO).

- 0 =interrupt masked
- 1 = interrupt enabled

Bit 6/Bit Error Detected Event (BBED).

- 0 = interrupt masked
- 1 = interrupt enabled

BERT Alternating Word Count Rate. When the BERT is programmed in the alternating word mode, the words will repeat for the count loaded into this register then flip to the other word and again repeat for the number of times loaded into this register

Register Name:	BAWC
Register Description:	BERT Alternating Word Count Rate
Register Address:	DBh

Bit #	7	6	5	4	3	2	1	0
Name	ACNT7	ACNT6	ACNT5	ACNT4	ACNT3	ACNT2	ACNT1	ACNT0
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Alternating Word Count Rate Bits 0 to 7 (ACNT0 to ACNT7). ACNT0 is the LSB of the 8-bit alternating word count rate counter.

RPAT24 0

27.2 BERT Repetitive Pattern Set

These registers must be properly loaded for the BERT to generate and synchronize to a repetitive pattern, a pseudorandom pattern, alternating word pattern, or a Daly pattern. For a repetitive pattern that is less than 32 bits, the pattern should be repeated so that all 32 bits are used to describe the pattern. For example, if the pattern was the repeating 5-bit pattern ...01101... (where the right-most bit is the one sent first and received first) then BRP1 should be loaded with ADh, BRP2 with B5h, BRP3 with D6h, and BRP4 should be loaded with 5Ah. For a pseudorandom pattern, all four registers should be loaded with all ones (i.e., FFh). For an alternating word pattern, one word should be placed into BRP1 and BRP2 and the other word should be placed into BRP3 and BRP4. For example, if the DDS stress pattern "7E" is to be described, the user would place 00h in BRP1, 00h in BRP2, 7Eh in BRP3, and 7Eh in BRP4, and the alternating word counter would be set to 50 (decimal) to allow 100 bytes of 00h followed by 100 bytes of 7Eh to be sent and received.

Register Name:	BRP1
Register Description:	BERT Repetitive Pattern Set Register 1
Register Address:	DCh

Bit #	7	6	5	4	3	2	1	0
Name	RPAT7	RPAT6	RPAT5	RPAT4	RPAT3	RPAT2	RPAT1	RPAT0
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/BERT Repetitive Pattern Set Bits 0 to 7 (RPAT0 to RPAT7). RPAT0 is the LSB of the 32-bit repetitive pattern set.

Register Name:	BRP2
Register Description:	BERT Repetitive Pattern Set Register 2
Register Address:	DDh

Bit #	7	6	5	4	3	2	1	0
Name	RPAT15	RPAT14	RPAT13	RPAT12	RPAT11	RPAT10	RPAT9	RPAT8
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/BERT Repetitive Pattern Set Bits 8 to 15 (RPAT8 to RPAT15).

Register Name:	BRP3
Register Description:	BERT Repetitive Pattern Set Register 3
Register Address:	DEh

Bit #	7	6	5	4	3	2	1	0
Name	RPAT23	RPAT22	RPAT21	RPAT20	RPAT19	RPAT18	RPAT17	RPAT16
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/BERT Repetitive Pattern Set Bits 16 to 23 (RPAT16 to RPAT23).

Register N Register D Register A	escription:	BRP4 BERT DFh	Repetitive	Pattern Set	Register 4			
Bit #	7	6	5	4	3	2	1	
Name	RPAT31	RPAT30	RPAT29	RPAT28	RPAT27	RPAT26	RPAT25	
Default	0	0	0	0	0	0	0	

Bits 0 to 7/BERT Repetitive Pattern Set Bits 24 to 31 (RPAT24 to RPAT31). RPAT31 is the LSB of the 32-bit repetitive pattern set.

27.3 BERT Bit Counter

Once the BERT has achieved synchronization, this 32-bit counter will increment for each data bit (i.e., clock) received. Toggling the LC control bit in BC1 can clear this counter, which saturates when full and will set the BBCO status bit.

Register Name:	BBC1
Register Description:	BERT Bit Count Register 1
Register Address:	E3h

Bit #	7	6	5	4	3	2	1	0
Name	BBC7	BBC6	BBC5	BBC4	BBC3	BBC2	BBC1	BBC0
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/BERT Bit Counter Bits 0 to 7 (BBC0 to BBC7). BBC0 is the LSB of the 32-bit counter.

Register Name:	BBC2
Register Description:	BERT Bit Count Register 2
Register Address:	E4h

Bit #	7	6	5	4	3	2	1	0
Name	BBC15	BBC14	BBC13	BBC12	BBC11	BBC10	BBC9	BBC8
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/BERT Bit Counter Bits 8 to 15 (BBC8 to BBC15).

Register Name:	BBC3
Register Description:	BERT Bit Count Register 3
Register Address:	E5h

Bit #	7	6	5	4	3	2	1	0
Name	BBC23	BBC22	BBC21	BBC20	BBC19	BBC18	BBC17	BBC16
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/BERT Bit Counter Bits 16 to 23 (BBC16 to BBC23).

Register Name:	BBC4
Register Description:	BERT Bit Count Register 4
Register Address:	E6h

Bit #	7	6	5	4	3	2	1	0
Name	BBC31	BBC30	BBC29	BBC28	BBC27	BBC26	BBC25	BBC24
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/BERT Bit Counter Bits 24 to 31 (BBC24 to BBC31). BBC31 is the MSB of the 32-bit counter.

27.4 BERT Error Counter

Once the BERT has achieved synchronization, this 24-bit counter will increment for each data bit received in error. Toggling the LC control bit in BC1 can clear this counter. This counter saturates when full and will set the BECO status bit.

Register Name:	BEC1
Register Description:	BERT Error Count Register 1
Register Address:	E7h

Bit #	7	6	5	4	3	2	1	0
Name	EC7	EC6	EC5	EC4	EC3	EC2	EC1	EC0
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Error Counter Bits 0 to 7 (EC0 to EC7). EC0 is the LSB of the 24-bit counter.

Register Name:	BEC2
Register Description:	BERT Error Count Register 2
Register Address:	E8h

Bit #	7	6	5	4	3	2	1	0
Name	EC15	EC14	EC13	EC12	EC11	EC10	EC9	EC8
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Error Counter Bits 8 to 15 (EC8 to EC15).

Register Name:	BEC3
Register Description:	BERT Error Count Register 3
Register Address:	E9h

Bit #	7	6	5	4	3	2	1	0
Name	EC23	EC22	EC21	EC20	EC19	EC18	EC17	EC16
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Error Counter Bits 16 to 23 (EC16 to EC23). EC23 is the MSB of the 24-bit counter.

28. PAYLOAD ERROR INSERTION FUNCTION

An error-insertion function is available in the DS21455/DS21458 and is used to create errors in the payload portion of the T1 frame in the transmit path. Errors can be inserted over the entire frame or on a per-channel basis. The user can select all DS0s or any combination of DS0s. See the *Special Per-Channel Registration Operation* section for information on using the per-channel function. Errors are created by inverting the last bit in the count sequence. For example, if the error rate 1 in 16 is selected, the 16th bit is inverted. F-bits are excluded from the count and are never corrupted. Error-rate changes occur on frame boundaries. Error-insertion options include continuous and absolute number with both options supporting selectable-insertion rates.

Table 28-1.	Transmit Error	Insertion Setup	Sequence
-------------	-----------------------	------------------------	----------

STEP	ACTION
1	Enter desired error rate in the ERC register. Note: If ER3 through $ER0 = 0$, no errors will be generated even if the constant error insertion feature is enabled.
2A or 2B	 For constant error insertion set CE = 1 (ERC.4). For a defined number of errors: Set CE = 0 (ERC.4) Load NOE1 and NOE2 with the number of errors to be inserted Toggle WNOE (ERC.7) from 0 to 1, to begin error insertion

0 ER0 0

Register Name: Register Description: Register Address:		ERC Error EBh	Error Rate Control Register							
Bit #	7	6	5	4	3	2	1			
Name	WNOE			CE	ER3	ER2	ER1			
Default	0	0	0	0	0	0	0			

Bits 0 to 3/Error Insertion Rate Select Bits (ER0 to ER3).

ER3	ER2	ER1	ER0	ERROR RATE
0	0	0	0	No errors inserted
0	0	0	1	1 in 16
0	0	1	0	1 in 32
0	0	1	1	1 in 64
0	1	0	0	1 in 128
0	1	0	1	1 in 256
0	1	1	0	1 in 512
0	1	1	1	1 in 1024
1	0	0	0	1 in 2048
1	0	0	1	1 in 4096
1	0	1	0	1 in 8192
1	0	1	1	1 in 16,384
1	1	0	0	1 in 32,768
1	1	0	1	1 in 65,536
1	1	1	0	1 in 131,072
1	1	1	1	1 in 262,144

Bit 4/Constant Errors (CE). When this bit is set high (and the ER0 to ER3 bits are not set to 0000), the error insertion logic will ignore the number of error registers (NOE1, NOE2) and generate errors constantly at the selected insertion rate. When CE is set to zero, the NOEx registers determine how many errors are to be inserted.

Bit 5/Unused, must be set to zero for proper operation.

Bit 6/Unused, must be set to zero for proper operation.

Bit 7/Write NOE Registers (WNOE). If the host wishes to update to the NOEx registers, this bit must be toggled from a zero to a one after the host has already loaded the prescribed error count into the NOEx registers. The toggling of this bit causes the error count loaded into the NOEx registers to be loaded into the error insertion circuitry on the next clock cycle. Subsequent updates require that the WNOE bit be set to zero and then one once again.

28.1 Number of Error Registers

The number of error registers determines how many errors will be generated. Up to 1023 errors can be generated. The host will load the number of errors to be generated into the NOE1 and NOE2 registers. The host can also update the number of errors to be created by first loading the prescribed value into the NOE registers and then toggling the WNOE bit in the error rate control registers.

Table 28-2. Error Insertion Examples

NOE1

Register Name:

VALUE	WRITE	READ
000h	Do not create any errors	No errors left to be inserted
001h	Create a single error	One error left to be inserted
002h	Create two errors	Two errors left to be inserted
3FFh	Create 1023 errors	1023 errors left to be inserted

Register D Register A	escription:	Numb ECh	er Of Error	s 1				
Bit #	7	6	5	4	3	2	1	0
Name	C7	C6	C5	C4	C3	C2	C1	C0
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Number of Errors Counter Bits 0 to 7 (C0 to C7). Bit C0 is the LSB of the 10-bit counter.

Register Name: Register Description: Register Address:			NOE2 Number Of Errors 2 EDh					
Bit #	7	6	5	4	3	2	1	0
Name							C9	C8
Default	0	0	0	0	0	0	0	0

Bits 0 to 1/Number of Errors Counter Bits 8 to 9 (C8 to C9). Bit C9 is the MSB of the 10-bit counter.

28.1.1 Number of Errors Left Register

The host can read the NOELx registers at any time to determine how many errors are left to be inserted.

Register N Register D Register A	escription:	NOEL Numb EEh	.1 er of Errors	Left 1				
Bit #	7	6	5	4	3	2	1	0
Name	C7	C6	C5	C4	C3	C2	C1	C0
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Number of Errors Left Counter Bits 0 to 7 (C0 to C7). Bit C0 is the LSB of the 10-bit counter.

Register N Register D Register A	escription:		NOEL2 Number Of Errors Left 2 EFh						
Bit #	7	6	5	4	3	2	1	0	
Name		_				_	C9	C8	
Default	0	0	0	0	0	0	0	0	

Bits 0 to 1/Number of Errors Left Counter Bits 8 to 9 (C8 to C9). Bit C9 is the MSB of the 10-bit counter.

29. INTERLEAVED PCM BUS OPERATION

In many architectures, the PCM outputs of individual framers are combined into higher speed PCM buses to simplify transport across the system backplane. The DS21455/DS21458 can be configured to allow PCM data to be multiplexed into higher speed buses eliminating external hardware, saving board space and cost. The DS21455/DS21458 can be configured for channel or frame interleave.

The interleaved PCM bus option (IBO) supports three bus speeds. The 4.096MHz bus speed allows two PCM data streams to share a common bus. The 8.192MHz bus speed allows four PCM data streams to share a common bus. The 16.384MHz bus speed allows eight PCM data streams to share a common bus. See Figure 30-1 for an example of four transceivers sharing a common 8.192MHz PCM bus. The receive elastic stores of each transceiver must be enabled. Via the IBO register the user can configure each transceiver for a specific bus position. For all IBO bus configurations each transceiver is assigned an exclusive position in the high-speed PCM bus. The 8kHz frame sync can be generated from the system backplane or from the first device on the bus. All other devices on the bus must have their frame syncs configured as inputs. Relative to this common frame sync, the devices will await their turn to drive or sample the bus according to the settings of the DA0, DA1, and DA2 bits of the IBOC register.

29.1 Channel Interleave Mode

In channel interleave mode, data is output to the PCM data-out bus one channel at a time from each of the connected devices until all channels of frame n from each device has been placed on the bus. This mode can be used even when the DS21455/DS21458s are operating asynchronous to each other. The elastic stores will manage slip conditions.

29.2 Frame Interleave Mode

In frame interleave mode, data is output to the PCM data-out bus one frame at a time from each of the devices. This mode is used only when all connected devices are operating in a synchronous fashion (all inbound T1 or E1 lines are synchronous) and are synchronous with the system clock (system clock derived from T1 or E1 line). In this mode, slip conditions are not allowed.

Register Name:	IBOC
Register Description:	Interleave Bus Operation Control Register
Register Address:	C5h
e	

Bit #	7	6	5	4	3	2	1	0
Name		IBS1	IBS0	IBOSEL	IBOEN	DA2	DA1	DA0
Default	0	0	0	0	0	0	0	0

Bits 0 to 2/Device Assignment bits (DA0 to DA2).

DA2	DA1	DAO	DEVICE POSITION
0	0	0	1st device on bus
0	0	1	2nd device on bus
0	1	0	3rd device on bus
0	1	1	4th device on bus
1	0	0	5th device on bus
1	0	1	6th device on bus
1	1	0	7th device on bus
1	1	1	8th device on bus

Bit 3/Interleave Bus Operation Enable (IBOEN).

0 = Interleave Bus Operation disabled

1 = Interleave Bus Operation enabled

Bit 4/Interleave Bus Operation Select (IBOSEL). This bit selects channel- or frame-interleave mode.


0 = Channel Interleave

1 = Frame Interleave

Bits 5 to 6/IBO Bus Size bit 1 (IBS0 to IBS1). Indicates how many devices on the bus.

IBS1	IBS0	BUS SIZE
0	0	Two Devices on Bus
0	1	Four Devices on Bus
1	0	Eight Devices on Bus
1	1	Reserved for Future Use

Figure 29-1. IBO Example



30. EXTENDED SYSTEM INFORMATION BUS (ESIB)

The ESIB function is carried forward from the previous generation of single port transceiver devices such as the DS2155 and DS2156. This function allows the host to read interrupt and alarm status of multiple ports, up to 8, with a single read of any one of the devices in the ESIB group. Each device is programmed to drive a single bit on the CPU bus (leaving the other bits in high-Z) when one of the four ESIB registers (ESIB1–ESIB4) is accessed on any device in the group. Three signals were used to allow the separate devices to communicate with each other in order to respond to an ESIB register access on any device in the group. These signals are ESIBS0, ESIBS1, and ESIBRD. Since the DS21458 and DS21455 are quad monolithic devices, the ESIB function can be used to arrange two devices (eight transceivers) in an ESIB group. Primarily, this is used to quickly sort out interrupts since the host can determine which port or ports are causing and interrupt with a single CPU read cycle. The user can also read various alarm indicators on all members. There are two control registers, ESIBCR1 and ESIBCR2, and four information registers, ESIB1, ESIB2, ESIB3, and ESIB4, in each transceiver. Reading register ESIB1 of any member of the group, the host can read the interrupt status on all members. Via ESIB2 the host can gather synchronization status on all members of the group. ESIB3 and ESIB4 can be programmed to report various alarms on a device-by-device basis.

Figure 30-1. DS21455 ESIB Group





Figure 30-2. DS21458 ESIB Group



Register Name:	ESIBCR1
Register Description:	Extended System Information Bus Control Register 1
Register Address:	B0h

Bit #	7	6	5	4	3	2	1	0
Name	_				ESIBSEL2	ESIBSEL1	ESIBSEL0	ESIEN
Default	0	0	0	0	0	0	0	0

Bit 0/Extended System Information Bus Enable (ESIEN).

0 = disabled

1 = enabled

Bits 1 to 3/Output Data Bus Line Select (ESIBSEL0 to ESIBSEL2). These bits tell the device which data bus bit to output the ESIB data on when one of the ESIB information registers is accessed. Each member of the ESIB group must have a unique bit selected.

ESIBSEL2	ESIBSEL1	ESIBSEL0	BUS BIT DRIVEN
0	0	0	AD0
0	0	1	AD1
0	1	0	AD2
0	1	1	AD3
1	0	0	AD4
1	0	1	AD5
1	1	0	AD6
1	1	1	AD7

Bit 4/Unused, must be set to zero for proper operation.

Bit 5/Unused, must be set to zero for proper operation.

Bit 6/Unused, must be set to zero for proper operation.

Register Name: Register Description: Register Address:			ESIBCR2 Extended System Information Bus Control Register 2 B1h					
Bit #	7	6	5	4	3	2		

Bit #	7	6	5	4	3	2	1	0
Name		ESI4SEL2	ESI4SEL1	ESI4SEL0		ESI3SEL2	ESI3SEL1	ESI3SEL0
Default	0	0	0	0	0	0	0	0

Bits 0 to 2/Address ESI3 Data Output Select (ESI3SEL0 to ESI3SEL2). These bits select what status is to be output when the device decodes an ESI3 address during a bus read operation.

ESI3SEL2	ESI3SEL1	ESI3SEL0	STATUS OUTPUT		
ESISSEL2	ESISSELI	ESISSELU	T1 MODE	E1 MODE	
0	0	0	RBL	RUA1	
0	0	1	RYEL	RRA	
0	1	0	LUP	RDMA	
0	1	1	LDN	V52LNK	
1	0	0	SIGCHG	SIGCHG	
1	0	1	ESSLIP	ESSLIP	
1	1	0			
1	1	1			

Bit 3/Unused, must be set to zero for proper operation.

Bits 4 to 6/Address ESI4 Data Output Select (ESI4SEL0 to ESI4SEL2). These bits select what status is to be output when the device decodes an ESI4 address during a bus-read operation.

ESI4SEL2	ESI4SEL1	ESI4SEL0	STATUS OUTPUT		
	LOI-OLLI	LSI4SELU	T1 MODE	E1 MODE	
0	0	0	RBL	RUA1	
0	0	1	RYEL	RRA	
0	1	0	LUP	RDMA	
0	1	1	LDN	V52LNK	
1	0	0	SIGCHG	SIGCHG	
1	0	1	ESSLIP	ESSLIP	
1	1	0			
1	1	1			

Register N Register D Register A	escription:	ESIB1 Extendec B2h	l System Info	ormation Bus	s Register 1			
Bit #	7	6	5	4	3	2	1	0
Name	DISn	DISn	DISn	DISn	DISn	DISn	DISn	DISn
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Device Interrupt Status (DISn). Causes all devices participating in the ESIB group to output their interrupt status on the appropriate data bus line selected by the ESIBSEL0 to ESIBSEL2 bits of the ESIBCR1 register.

Register Name:	ESIB2
Register Description:	Extended System Information Bus Register 2
Register Address:	B3h

Bit #	7	6	5	4	3	2	1	0
Name	DRLOSn							
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/Device Receive Loss of Sync (DRLOSn). Causes all devices participating in the ESIB group to output their frame synchronization status on the appropriate data bus line selected by the ESIBSEL0 to ESIBSEL2 bits of the ESIBCR1 register.

Register Name:	ESIB3
Register Description:	Extended System Information Bus Register 3
Register Address:	B4h

Bit #	7	6	5	4	3	2	1	0
Name	UST1n							
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/User-Selected Status 1 (UST1n). Causes all devices participating in the ESIB group to output status or alarms as selected by the ESI3SEL0 to ESI3SEL2 bits in the ESIBCR2 configuration register on the appropriate data bus line selected by the ESIBSEL0 to ESIBSEL2 bits of the ESIBCR2 register.

Register Name:	ESIB4
Register Description:	Extended System Information Bus Register 4
Register Address:	B5h

Bit #	7	6	5	4	3	2	1	0
Name	UST2n							
Default	0	0	0	0	0	0	0	0

Bits 0 to 7/User-Selected Status 2 (UST2n). Causes all devices participating in the ESIB group to output status or alarms as selected by the ESI4SEL0 to ESI4SEL2 bits in the ESIBCR2 configuration register on the appropriate data bus line selected by the ESIBSEL0 to ESIBSEL2 bits of the ESIBCR2 register.

31. PROGRAMMABLE BACKPLANE CLOCK SYNTHESIZER

The DS21455/DS21458 contain an on-chip clock synthesizer that generates a user-selectable clock referenced to the recovered receive clock (RCLK). The synthesizer uses a phase-locked loop to generate low-jitter clocks. Common applications include generation of port and backplane system clocks.

Register Name:	CCR2
Register Description:	Common Control Register 2
Register Address:	71h

Bit #	7	6	5	4	3	2	1	0
Name	—	—	_	_	_	BPCS1	BPCS0	BPEN
Default	0	0	0	0	0	0	0	0

Bit 0/Backplane Clock Enable (BPEN).

0 = disable BPCLK pin (Pin held at logic 0)

1 = enable BPCLK pin

Bits 1 to 2/Backplane Clock Selects (BPCS0, BPCS1).

BPCS1	BPCS0	BPCLK FREQUENCY (MHz)
0	0	16.384
0	1	8.192
1	0	4.096
1	1	2.048

Bit 3/Unused, must be set to zero for proper operation.

Bit 4/Unused, must be set to zero for proper operation.

Bit 5/Unused, must be set to zero for proper operation.

Bit 6/Unused, must be set to zero for proper operation.

32. FRACTIONAL T1/E1 SUPPORT

The DS21455/DS21458 can be programmed to output gapped clocks for selected channels in the receive and transmit paths to simplify connections into a USART or LAPD controller in fractional T1/E1 or ISDN-PRI applications. This is accomplished by assigning an alternate function to the RCHCLK and TCHCLK pins. When the gapped clock feature is enabled, a gated clock is output on the RCHCLK and/or TCHCLK pins. The channel selection is controlled via the special per-channel control registers. No clock is generated at the F-bit position. The receive and transmit paths have independent enables. Channel formats supported include 56kbps and 64kbps.

When 56kbps mode is selected, the clock corresponding to the data/control bit in the channel is omitted. Only the seven most significant bits of the channel have clocks.

Register Name:	CCR3
Register Description:	Common Control Register 3
Register Address:	72h

Bit #	7	6	5	4	3	2	1	0
Name	_				TDATFMT	TGPCKEN	RDATFMT	RGPCKEN
Default	0	0	0	0	0	0	0	0

Bit 0/Receive Gapped-Clock Enable (RGPCKEN).

0 = RCHCLK functions normally

1 = enable gapped-bit clock output on RCHCLK

Bit 1/Receive Channel-Data Format (RDATFMT).

0 = 64kbps (data contained in all 8 bits)

1 = 56kbps (data contained in 7 out of the 8 bits)

Bit 2/Transmit Gapped-Clock Enable (TGPCKEN).

0 = TCHCLK functions normally

1 = enable gapped-bit clock output on TCHCLK

Bit 3/Transmit Channel-Data Format (TDATFMT).

0 = 64kbps (data contained in all 8 bits)

1 = 56kbps (data contained in 7 out of the 8 bits)

Bit 4/Unused, must be set to zero for proper operation.

Bit 5/Unused, must be set to zero for proper operation.

Bit 6/Unused, must be set to zero for proper operation.

0

0

33. USER-PROGRAMMABLE OUTPUT PINS

The DS21455/DS21458 provide four user-programmable output pins. The pins are automatically cleared to zero at power-up or as a reset of a hardware- or software-issued reset.

Register N Register D Register A	escription:	CCR4 Common Control Register 4 73h					
Bit #	7	6	5	4	3	2	1
Name	RLT3	RLT2	RLT1	RLT0			—
Default	0	0	0	0	0	0	0

Bit 0/Unused, must be set to zero for proper operation.

Bit 1/Unused, must be set to zero for proper operation.

Bit 2/Unused, must be set to zero for proper operation.


Bit 3/Unused, must be set to zero for proper operation.

Bits 4 to 7/Receive Level Threshold Bits (RLT0 to RLT3).

RLT3	RLT2	RLT1	RLT0	Receive Level (dB)
0	0	0	0	Greater than -2.5
0	0	0	1	-2.5
0	0	1	0	-5.0
0	0	1	1	-7.5
0	1	0	0	-10.0
0	1	0	1	-12.5
0	1	1	0	-15.0
0	1	1	1	-17.5
1	0	0	0	-20.0
1	0	0	1	-22.5
1	0	1	0	-25.0
1	0	1	1	-27.5
1	1	0	0	-30.0
1	1	0	1	-32.5
1	1	1	0	-35.0
1	1	1	1	Less than -37.5

34. TRANSMIT FLOW DIAGRAMS








Figure 34-2. T1 Transmit Data Flow (continued)




Figure 34-3. E1 Transmit Data Flow




Figure 34-4. E1 Transmit Data Flow (continued)




Figure 34-5. E1 Transmit Data Flow (continued)

35. JTAG-BOUNDARY-SCAN ARCHITECTURE AND TEST-ACCESS PORT

The DS21455/DS21458 IEEE 1149.1 design supports the standard instruction codes SAMPLE/PRELOAD, BYPASS, and EXTEST. Optional public instructions included are HIGH-Z, CLAMP, and IDCODE. The DS21455/DS21458 contain the following as required by IEEE 1149.1 Standard Test-Access Port and Boundary-Scan Architecture:

- Test Access Port (TAP)
- TAP Controller
- Instruction Register
- Bypass Register
- Boundary Scan Register
- Device Identification Register

The Test Access Port has the necessary interface pins: JTRST, JTCLK, JTMS, JTDI, and JTDO. See the pin descriptions for details.




Figure 35-1. JTAG Functional Block Diagram

TAP Controller State Machine

The TAP controller is a finite state machine that responds to the logic level at JTMS on the rising edge of JTCLK (Figure 35-2).

Test-Logic-Reset

Upon power-up, the TAP controller will be in the test-logic-reset state. The instruction register will contain the IDCODE instruction. All system logic of the device will operate normally.

Run-Test-Idle

The run-test-idle is used between scan operations or during specific tests. The instruction register and test registers will remain idle.

Select-DR-Scan

All test registers retain their previous state. With JTMS LOW, a rising edge of JTCLK moves the controller into the capture-DR state and will initiate a scan sequence. JTMS HIGH during a rising edge on JTCLK moves the controller to the select-IR-scan state.

Capture-DR

Data can be parallel-loaded into the test-data registers selected by the current instruction. If the instruction does not call for a parallel load or the selected register does not allow parallel loads, the test register will remain at its current value. On the rising edge of JTCLK, the controller will go to the shift-DR state if JTMS is LOW or it will go to the exit1-DR state if JTMS is HIGH.

Shift-DR

The test-data register selected by the current instruction will be connected between JTDI and JTDO and will shift data one stage towards its serial output on each rising edge of JTCLK. If a test register selected by the current instruction is not placed in the serial path, it will maintain its previous state.

Exit1-DR

While in this state, a rising edge on JTCLK will put the controller in the update-DR state, which terminates the scanning process, if JTMS is HIGH. A rising edge on JTCLK with JTMS LOW will put the controller in the pause-DR state.

Pause-DR

Shifting of the test registers is halted while in this state. All test registers selected by the current instruction will retain their previous state. The controller will remain in this state while JTMS is LOW. A rising edge on JTCLK with JTMS HIGH will put the controller in the exit2-DR state.

Exit2-DR

A rising edge on JTCLK with JTMS HIGH while in this state will put the controller in the update-DR state and terminate the scanning process. A rising edge on JTCLK with JTMS LOW will enter the shift-DR state.

Update-DR

A falling edge on JTCLK while in the update-DR state will latch the data from the shift register path of the test registers into the data output latches. This prevents changes at the parallel output due to changes in the shift register.

Select-IR-Scan

All test registers retain their previous state. The instruction register will remain unchanged during this state. With JTMS LOW, a rising edge on JTCLK moves the controller into the capture-IR state and will initiate a scan sequence for the instruction register. JTMS HIGH during a rising edge on JTCLK puts the controller back into the test-logic-reset state.

Capture-IR

The capture-IR state is used to load the shift register in the instruction register with a fixed value. This value is loaded on the rising edge of JTCLK. If JTMS is HIGH on the rising edge of JTCLK, the controller will enter the exit1-IR state. If JTMS is LOW on the rising edge of JTCLK, the controller will enter the shift-IR state.

Shift-IR

In this state, the shift register in the instruction register is connected between JTDI and JTDO and shifts data one stage for every rising edge of JTCLK towards the serial output. The parallel register as well as all test registers remain at their previous states. A rising edge on JTCLK with JTMS HIGH will move the controller to the exit1-IR state. A rising edge on JTCLK with JTMS LOW will keep the controller in the shift-IR state while moving data one stage thorough the instruction shift register.

Exit1-IR

A rising edge on JTCLK with JTMS LOW will put the controller in the pause-IR state. If JTMS is HIGH on the rising edge of JTCLK, the controller will enter the update-IR state and terminate the scanning process.

Pause-IR

Shifting of the instruction shift register is halted temporarily. With JTMS HIGH, a rising edge on JTCLK will put the controller in the exit2-IR state. The controller will remain in the pause-IR state if JTMS is LOW during a rising edge on JTCLK.

Exit2-IR

A rising edge on JTCLK with JTMS LOW will put the controller in the update-IR state. The controller will loop back to shift-IR if JTMS is HIGH during a rising edge of JTCLK in this state.

Update-IR

The instruction code shifted into the instruction shift register is latched into the parallel output on the falling edge of JTCLK as the controller enters this state. Once latched, this instruction becomes the current instruction. A rising edge on JTCLK with JTMS LOW, will put the controller in the run-test-idle state. With JTMS HIGH, the controller will enter the select-DR-scan state.




Figure 35-2. TAP Controller State Diagram

35.1 Instruction Register

The instruction register contains a shift register as well as a latched parallel output and is 3 bits in length. When the TAP controller enters the shift-IR state, the instruction shift register will be connected between JTDI and JTDO. While in the shift-IR state, a rising edge on JTCLK with JTMS LOW will shift the data one stage towards the serial output at JTDO. A rising edge on JTCLK in the exit1-IR state or the exit2-IR state with JTMS HIGH will move the controller to the update-IR state. The falling edge of that same JTCLK will latch the data in the instruction shift register to the instruction parallel output. Instructions supported by the DS21455/DS21458 and their respective operational binary codes are shown in Table 35-1.

INSTRUCTION	SELECTED REGISTER	INSTRUCTION CODES
SAMPLE/PRELOAD	Boundary Scan	010
BYPASS	Bypass	111
EXTEST	Boundary Scan	000
CLAMP	Bypass	011
HIGH-Z	Bypass	100
IDCODE	Device Identification	001

Table 35-1. Instruction Codes for IEEE 1149.1 Architecture

SAMPLE/PRELOAD

This is a mandatory instruction for the IEEE 1149.1 specification that supports two functions. The digital I/Os of the device can be sampled at the boundary scan register without interfering with the normal operation of the device by using the capture-DR state. SAMPLE/PRELOAD also allows the device to shift data into the boundary scan register via JTDI using the shift-DR state.

BYPASS

When the BYPASS instruction is latched into the parallel instruction register, JTDI connects to JTDO through the one-bit bypass test register. This allows data to pass from JTDI to JTDO not affecting the device's normal operation.

EXTEST

This allows testing of all interconnections to the device. When the EXTEST instruction is latched in the instruction register, the following actions occur. Once enabled via the Update-IR state, the parallel outputs of all digital output pins will be driven. The boundary scan register will be connected between JTDI and JTDO. The Capture-DR will sample all digital inputs into the boundary scan register.

CLAMP

All digital outputs of the device will output data from the boundary scan parallel output while connecting the bypass register between JTDI and JTDO. The outputs will not change during the CLAMP instruction.

HIGH-Z

All digital outputs of the device will be placed in a high-impedance state. The BYPASS register will be connected between JTDI and JTDO.

IDCODE

When the IDCODE instruction is latched into the parallel instruction register, the identification test register is selected. The device identification code will be loaded into the identification register on the rising edge of JTCLK following entry into the capture-DR state. Shift-DR can be used to shift the identification code out serially via JTDO. During test-logic-reset, the identification code is forced into the instruction register's parallel output. The ID code will always have a 1 in the LSB position. The next 11 bits identify the manufacturer's JEDEC number and number of continuation bytes followed by 16 bits for the device and 4 bits for the version (Table 35-2). Table 35-3 lists the device ID codes for the DS21455 and DS21458.

Table 35-2. ID Code Structure

MSB		LSB	
Version Contact Factory	Device ID	JEDEC	1
4 bits	16 bits	00010100001	1

Table 35-3. Device ID Codes

DEVICE	16-BIT ID
DS21455	0021h
DS21458	0022h

35.2 Test Registers

IEEE 1149.1 requires a minimum of two test registers: the bypass register and the boundary scan register. An optional test register has been included with the DS21455/DS21458 design. This test register is the identification register and is used with the IDCODE instruction and the test-logic-reset state of the TAP controller.

35.3 Boundary Scan Register

This register contains both a shift register path and a latched parallel output for all control cells and digital I/O cells and is n bits in length. See <u>Table 35-4</u> for the cell bit locations and definitions.

35.4 Bypass Register

This is a single 1-bit shift register used with the BYPASS, CLAMP, and HIGH-Z instructions that provides a short path between JTDI and JTDO.

35.5 Identification Register

The identification register contains a 32-bit shift register and a 32-bit latched parallel output. This register is selected during the IDCODE instruction and when the TAP controller is in the test-logic-reset state. See <u>Table 35-2</u> and <u>Table 35-3</u> for more information about bit usage.

CELL #	NAME	ТҮРЕ	CONTROL CELL	NOTES
0	RCLKO3	observe_only		
1	RLINK3	observe_only		
2	TSYNC3	output3	3	
3	TSYNC3_CTL	controlr		
4	TSSYNC3	observe_only		
5	TLCLK3	observe_only		
6	TCHCLK3	observe_only		
7	TCHBLK3	observe_only		
8	RSYNC3	output3	9	
9	RSYNC3_CTL	controlr		
10	RSIGF3	observe_only		
11	RMSYNC3	observe_only		
12	RLOS/LOTC3	observe_only		
13	RLCLK3	observe_only		
14	RFSYNC3	observe_only		
15	RCHCLK3	observe_only		
16	RCHBLK3	observe_only		
17	ESIBS1_3	output3	18	
18	ESIBS1_3_CTL	controlr		
19	ESIBS0_3	output3	20	
20	ESIBS0_3_CTL	controlr		
21	ESIBRD3	output3	22	
22	ESIBRD3_CTL	controlr		
23	RSIG3	observe_only		
24	RNEGI3	observe_only		
25	RPOSI3	observe_only		
26	RNEGO3	observe_only		
27	RPOSO3	observe_only		
28	BPCLK3	observe_only		
29	RSER3	observe_only		
30	RSYSCLK3	observe_only		
31	TSYSCLK3	observe_only		
32	CS3/NC	observe_only		
33	LIUC	observe_only		
34	$\overline{\mathrm{WR}}$ (R/ $\overline{\mathrm{W}}$)	observe_only		
35	A5	observe_only		
36	Al	observe_only		
37	D1/AD1	output3	133	
38	$\overline{\text{RD}}$ ($\overline{\text{DS}}$)	observe_only		
39	BTS	observe_only		
40	RCLKI2	observe_only		
41	RCLK2	observe_only		
42	TSIG2	observe_only		
43	TSER2	observe_only		
44	TLINK2	observe_only		
45	TCLKI2	observe_only		

CELL #	NAME	ТҮРЕ	CONTROL CELL	NOTES
46	TCLK2	observe_only		
47	TNEGI2	observe only		
48	TPOSI2	observe only		
49	TCLKO2	observe only		
50	TPOSO2	observe_only		
51	TNEGO2	observe_only		
52	RCLKO2	observe_only		
53	RLINK2	observe_only		
55	TSYNC2	output3	55	
55	TSYNC2_CTL	controlr		
56	TSSYNC2	observe only		
57	TLCLK2	observe only		
58	TCHCLK2	observe only		
59	TCHBLK2	observe only		
60	RSYNC2	output3	61	
61	RSYNC2_CTL	controlr		
62	RSIGF2	observe_only		
63	RMSYNC2	observe_only		
64	RLOS/LOTC2	observe_only		
65	RLCLK2	observe_only		
66	RFSYNC2	observe_only		
67	RCHCLK2	observe_only		
68	RCHBLK2	observe_only		
69	ESIBS1_2	output3	70	Internally bonded to ESIBS1_1, ESIBS1_3, ESIBS1_4 on DS21458
70	ESIBS1_2_CTL	controlr		
71	ESIBS0_2	output3	72	Internally bonded to ESIBS0_1, ESIBS0_3, ESIBS0_4 on DS21458
72	ESIBS0_2_CTL	controlr		
73	ESIBRD2	output3	74	Internally bonded to ESIBRD1, ESIBRD3, ESIBRD4 on DS21458
74	ESIBRD2_CTL	controlr		
75	RSIG2	observe_only		
76	RNEGI2	observe_only		
77	RPOSI2	observe_only		
78	RNEGO2	observe_only	ļ	
79	RPOSO2	observe_only		
80	BPCLK2	observe_only		
81	RSER2	observe_only		
82	RSYSCLK2	observe_only		
83	TSYSCLK2	observe_only		
84	$\overline{\text{CS2}}/\text{A9}$	observe_only		
85	TSTRST	observe_only		
86	RCLKI4	observe_only		
87	RCLK4	observe_only	1	
88	TSIG4	observe only		
89	TSER4	observe_only	1	
90	TLINK4	observe_only		
91	TCLKI4	observe_only	+	

CELL #	NAME	ТҮРЕ	CONTROL CELL	NOTES
92	TCLK4	observe_only		
93	TNEGI4	observe only		
94	TPOSI4	observe only		
95	TCLKO4	observe only		
96	TPOSO4	observe only		
97	TNEGO4	observe_only		
98	RCLKO4	observe_only		
99	RLINK4	observe_only		
100	TSYNC4	output3	101	
101	TSYNC4 CTL	controlr	101	
102	TSSYNC4	observe only		
103	TLCLK4	observe_only		
104	TCHCLK4	observe_only		
105	TCHBLK4	observe_only		
106	RSYNC4	output3	107	
107	RSYNC4_CTL	controlr		
108	RSIGF4	observe_only		
109	RMSYNC4	observe_only		
110	RLOS/LOTC4	observe_only		
111 112	RLCLK4 RFSYNC4	observe_only observe_only		
112	RCHCLK4	observe_only		
113	RCHBLK4	observe_only		
115	ESIBS1_4	output3	116	Internally bonded to ESIBS1_1, ESIBS1_2, ESIBS1_3 on DS21458
116	ESIBS1 4 CTL	controlr		
117	ESIBS0_4	output3	118	Internally bonded to ESIBS0_1, ESIBS0_2, ESIBS0_3 on DS21458
118	ESIBS0_4_CTL	controlr		
119	ESIBRD4	output3	120	Internally bonded to ESIBRD1, ESIBRD2, ESIBRD3 on DS21458
120	ESIBRD4_CTL	controlr		
121	RSIG4	observe_only		
122	RNEGI4	observe_only		
123	RPOSI4	observe_only		
124	RNEGO4	observe_only		
125	RPOSO4	observe_only		
126	BPCLK4	observe_only		
120	RSER4	observe_only		
127	RSYSCLK4	observe_only		
128	TSYSCLK4	observe_only		
	$\overline{CS4}/CS$			
130		observe_only	122	
131	D2/AD2	output3	133	
132	D0/AD0	output3	133	
133	AD_BUS_CTL	controlr		
134	MUX	observe_only		
135	D4/AD4	output3	133	
136	A4	observe_only		


CELL #	NAME	ТҮРЕ	CONTROL CELL	NOTES
137	A6	observe_only		
138	D3/AD3	output3	133	
139	D5/AD5	output3	133	
140	RCLKI1	observe only		
141	RCLK1	observe_only		
142	TSIG1	observe_only		
143	TSER1	observe only		
144	TLINK1	observe_only		
145	TCLKI1	observe_only		
146	TCLK1	observe_only		
140		observe_only		
	TNEGI1			
148	TPOSI1	observe_only		
149	TCLKO1	observe_only		
150	TPOSO1	observe_only		
151	TNEGO1	observe_only		
152	RCLKO1	observe_only		
153	RLINK1	observe_only		
154	TSYNC1	output3	155	
155	TSYNC1_CTL	controlr		
156	TSSYNC1	observe_only		
157	TLCLK1	observe_only		
158	TCHCLK1	observe_only		
159	TCHBLK1	observe_only		
160	RSYNC1	output3	161	
161	RSYNC1_CTL	controlr		
162 163	RSIGF1 RMSYNC1	observe_only observe_only		
163	RLOS/LOTC1	observe_only		
165	RLCLK1	observe_only		
166	RFSYNC1	observe_only		
167	RCHCLK1	observe only		
168	RCHBLK1	observe_only		
169	ESIBS1_1	output3	170	Internally bonded to ESIBS1_2, ESIBS1_3, ESIBS1_4 on DS21458
170	ESIBS1_1_CTL	controlr		
171	ESIBS0_1	output3	172	Internally bonded to ESIBS0_2, ESIBS0_3, ESIBS0_4 on DS21458
172	ESIBS0_1_CTL	controlr		
173	ESIBRD1	output3	174	Internally bonded to ESIBRD2, ESIBRD3, ESIBRD4 on DS21458
174	ESIBRD1_CTL	controlr		
175	RSIG1	observe_only		
176	RNEGI1	observe_only		
177	RPOSI1	observe_only		
178	RNEGO1	observe_only		
179	RPOSO1	observe_only		
180	BPCLK1	observe_only		

CELL #	NAME	ТҮРЕ	CONTROL CELL	NOTES
181	RSER1	observe_only		
182	RSYSCLK1	observe_only		
183	TSYSCLK1	observe_only		
184	$\overline{\text{CS1}}/\overline{\text{A8}}$	observe_only		
185	ĪNT	observe_only		
186	A2	observe_only		
187	A0	observe_only		
188	A3	observe_only		
189	D7/AD7	output3	133	
190	D6/AD6	output3	133	
191	A7/ALE	observe_only		
192	RCLKI3	observe_only		
193	RCLK3	observe_only		
194	TSIG3	observe_only		
195	TSER3	observe_only		
196	TLINK3	observe_only		
197	TCLKI3	observe_only		
198	TCLK3	observe_only		
199	TNEGI3	observe_only		
200	TPOSI3	observe_only		
201	TCLKO3	observe_only		
202	TPOSO3	observe_only		
203	TNEGO3	observe_only		

36. FUNCTIONAL TIMING DIAGRAMS


36.1 T1 Mode

Figure 36-1. Receive Side D4 Timing



- 1) RSYNC in the frame mode (IOCR1.5 = 0) and double-wide frame sync is not enabled (IOCR1.6 = 0).
- 2) RSYNC in the frame mode (IOCR1.5 = 0) and double-wide frame sync is enabled (IOCR1.6 = 1).
- 3) RSYNC in the multiframe mode (IOCR1.5 = 1).
- 4) RLINK data (Fs-bits) is updated one bit prior to even frames and held for two frames.

Figure 36-2. Receive Side ESF Timing



- 1) RSYNC in frame mode (IOCR1.4 = 0) and double-wide frame sync is not enabled (IOCR1.6 = 0).
- 2) RSYNC in frame mode (IOCR1.4 = 0) and double-wide frame sync is enabled (IOCR1.6 = 1).
- 3) RSYNC in multiframe mode (IOCR1.4 = 1).
- 4) ZBTSI mode disabled (T1RCR2.2 = 0).
- 5) RLINK data (FDL bits) is updated one bit time before odd frames and held for two frames.
- 6) ZBTSI mode is enabled (T1RCR2.2 = 1).
- 7) RLINK data (Z bits) is updated one bit time before odd frames and held for four frames.




Figure 36-3. Receive Side Boundary Timing (With Elastic Store Disabled)

- 1) RCHBLK is programmed to block channel 24.
- 2) Shown is RLINK/RLCLK in the ESF framing mode.




Figure 36-4. Receive Side 1.544MHz Boundary Timing (With Elastic Store Enabled)

- 1) RSYNC is in the output mode (IOCR1.4 = 0).
- 2) RSYNC is in the input mode (IOCR1.4 = 1).
- 3) RCHBLK is programmed to block channel 24.





Figure 36-5. Receive Side 2.048MHz Boundary Timing (With Elastic Store Enabled)


- 1) RSER data in channels 1, 5, 9, 13, 17, 21, 25, and 29 are forced to one.
- 2) RSYNC is in the output mode (IOCR1.4 = 0).
- 3) RSYNC is in the input mode (IOCR1.4 = 1).
- 4) RCHBLK is forced to one in the same channels as RSER (Note 1).
- 5) The F-bit position is passed through the receive-side elastic store.

Figure 36-6. Transmit Side D4 Timing



- 1) TSYNC in the frame mode (IOCR1.2 = 0) and double-wide frame sync is not enabled (IOCR1.1 = 0).
- 2) TSYNC in the frame mode (IOCR1.2 = 0) and double-wide frame sync is enabled (IOCR1.1 = 1).
- 3) TSYNC in the multiframe mode (IOCR1.2 = 1).
- 4) TLINK data (Fs-bits) is sampled during the F-bit position of even frames for insertion into the outgoing T1 stream when enabled via T1TCR1.2.

Figure 36-7. Transmit Side ESF Timing



- 1) TSYNC in frame mode (IOCR1.2 = 0) and double-wide frame sync is not enabled (IOCR1.3 = 0).
- 2) TSYNC in frame mode (IOCR1.2 = 0) and double-wide frame sync is enabled (IOCR1.3 = 1).
- 3) TSYNC in multiframe mode (IOCR1.2 = 1).
- 4) TLINK data (FDL bits) sampled during the F-bit time of odd frame and inserted into the outgoing T1 stream if enabled via TCR1.2.
- 5) ZBTSI mode is enabled (T1TCR2.1 = 1).
- 6) TLINK data (Z bits) sampled during the F-bit time of frames 1, 5, 9, 13, 17, and 21 and inserted into the outgoing stream if enabled via T1TCR1.2.





Figure 36-8. Transmit Side Boundary Timing (With Elastic Store Disabled)

- 1) TSYNC is in the output mode (IOCR1.1 = 1).
- 2) TSYNC is in the input mode (IOCR1.1 = 0).
- 3) TCHBLK is programmed to block channel 2.
- 4) Shown is TLINK/TLCLK in the ESF framing mode.


Figure 36-9. Transmit Side 1.544MHz Boundary Timing (With Elastic Store Enabled)



NOTE:

1) TCHBLK is programmed to block channel 24 (if the TPCSI bit is set, then the signaling data at TSIG will be ignored during channel 24).


Figure 36-10. Transmit Side 2.048MHz Boundary Timing (With Elastic Store Enabled)



- 1) TSER data in channels 1, 5, 9, 13, 17, 21, 25, and 29 is ignored.
- 2) TCHBLK is programmed to block channel 31 (if the TPCSI bit is set, then the signaling data at TSIG will be ignored).
- 3) TCHBLK is forced to one in the same channels as TSER is ignored (Note 1).
- 4) The F-bit position for the T1 frame is sampled and passed through the transmit side elastic store into the MSB bit position of channel 1. (Normally the transmit side formatter overwrites the F-bit position unless the formatter is programmed to pass-through the F-bit position).

36.2 E1 Mode

Figure 36-11. Receive Side Timing



- 1) RSYNC in frame mode (IOCR1.5 = 0).
- 2) RSYNC in multiframe mode (IOCR1.5 = 1).
- 3) RLCLK is programmed to output just the Sa bits.
- 4) RLINK will always output all five Sa bits as well as the rest of the receive data stream.
- 5) This diagram assumes the CAS MF begins in the RAF frame.




Figure 36-12. Receive Side Boundary Timing (With Elastic Store Disabled)


- 1) RCHBLK is programmed to block channel 1.
- 2) RLCLK is programmed to mark the Sa4 bit in RLINK.
- 3) Shown is a RNAF frame boundary.
- 4) RSIG normally contains the CAS multiframe-alignment nibble (0000) in channel 1.

Figure 36-13. Receive Side Boundary Timing, RSYSCLK = 1.544MHz (With Elastic Store Enabled)

RSYSCLK RSER ¹ (CHANNEL 23/31 CHANNEL 24/32 CHANNEL 1/2 X X X X
RSYNC ²	
RMSYNC _	
RSYNC ³	
RCHCLK _	
RCHBLK ⁴	

- 1) Data from the E1 channels 1, 5, 9, 13, 17, 21, 25, and 29 is dropped (channel 2 from the E1 link is mapped to channel 1 of the T1 link, etc.) and the F-bit position is added (forced to one).
- 2) RSYNC in the output mode (IOCR1.4 = 0).
- 3) RSYNC in the input mode (IOCR1.4 = 1).
- 4) RCHBLK is programmed to block channel 24.

Figure 36-14. Receive Side Boundary Timing, RSYSCLK = 2.048MHz (With Elastic Store Enabled)



- 1) RSYNC is in the output mode (IOCR1.4 = 0).
- 2) RSYNC is in the input mode (IOCR1.4 = 1).
- 3) RCHBLK is programmed to block channel 1.
- 4) RSIG normally contains the CAS multiframe-alignment nibble (0000) in channel 1.




Figure 36-15. Receive IBO Channel Interleave Mode Timing


- 1) 4.096MHz bus configuration.
- 2) 8.192MHz bus configuration.
- 3) RSYNC is in the input mode (IOCR1.4 = 0).



RSYNC		
1 RSER	FR1 CH1-32 FR0 CH1-32 FR1 CH1-32	FR0 CH1-32 FR1 CH1-32
RSIG ¹	FR1 CH1-32 FR0 CH1-32 FR1 CH1-32	FR0 CH1-32 FR1 CH1-32
RSER ²	(FR2 CH1-32)/FR3 CH1-32)/FR0 CH1-32)/FR1 CH1-32)/FR2 CH1-32)/FR3 CH1-3	32 FR0 CH1-32 FR1 CH1-32 FR2 CH1-32 FR3 CH1-32
RSIG ²	(FR2 CH1-32)/FR3 CH1-32)/FR0 CH1-32)/FR1 CH1-32)/FR2 CH1-32)/FR3 CH1-3	32 FR0 CH1-32 FR1 CH1-32 FR2 CH1-32 FR3 CH1-32
	BIT DETAIL	
RSYSCLK		
RSYNC ³		
RSER	FRAMER 3, CHANNEL 32 FRAMER 0, CHANNEL 2 () () () () () ()	1 FRAMER 0, CHANNEL 2
RSIG	FRAMER 3, CHANNEL 32 FRAMER 0, CHANNEL A B C/A D/B A B	1 FRAMER 0, CHANNEL 2 C/A \D/B \ A \ B \C/A \D/B


- 1) 4.096MHz bus configuration.
- 2) 8.192MHz bus configuration.
- 3) RSYNC is in the input mode (IOCR1.4 = 0).





1) RCHBLK or TCHBLK programmed to pulse high during time slots 1 through 15, 17 through 25, and bit 1 of time slot 26.

Figure 36-18. Transmit Side Timing



- 1) TSYNC in frame mode (IOCR1.2 = 0).
- 2) TSYNC in multiframe mode (IOCR1.2 = 1).
- 3) TLINK is programmed to source just the Sa4 bit.
- 4) This diagram assumes both the CAS MF and the CRC-4 MF begin with the TAF frame.
- 5) TLINK and TLCLK are not synchronous with TSSYNC.




Figure 36-19. Transmit Side Boundary Timing (With Elastic Store Disabled)


- 1) TSYNC is in the output mode (IOCR1.1 = 1.)
- 2) TSYNC is in the input mode (IOCR1.1 = 0).
- 3) TCHBLK is programmed to block channel 2.
- 4) TLINK is programmed to source the Sa4 bit.
- 5) The signaling data at TSIG during channel 1 is normally overwritten in the transmit formatter with the CAS multiframe-alignment nibble (0000).
- 6) Shown is a TNAF frame boundary.

Figure 36-20. Transmit Side Boundary Timing, TSYSCLK = 1.544MHz (With Elastic Store Enabled)

TSYSCLK		
1.5	CHANNEL 23 CHANNEL 24 CHANNEL 1	
TSER ¹ X	_X_X_X_XLSBXMSBX_X_X_X_X_XLSBX_F_MSBX_X_X_X_	
TSSYNC _		
TCHCLK		
TCHBLK ² _		

- 1) The F-bit position in the TSER data is ignored.
- 2) TCHBLK is programmed to block channel 24.

Figure 36-21. Transmit Side Boundary Timing, TSYSCLK = 2.048MHz (With Elastic Store Enabled)



NOTE:

1) TCHBLK is programmed to block channel 31.

TSSYNC					
	R1 CH32	FR0 CH1	FR1 CH1	FR0 CH2	FR1 CH2
	R1 CH32	FR0 CH1	FR1 CH1	FR0 CH2	FR1 CH2
	32 FR3 CH32 FR0 C		FR2 CH1 FR3 CH1	FR0 CH2 FR1 CH2	
	32 FR3 CH32 FR0 C		FR2 CH1 FR3 CH1	FR0 CH2 FR1 CH2	FR2 CH2 FR3 CH2
			BIT DETAIL		
TSYSCLK					
TSER ()	IER 3, CHANNEL 32	_SB \ MSB \ FRA	MER 0, CHANNEL 1		ER 1, CHANNEL 1 X X X LSB ER 1, CHANNEL 1 X X X X X X X X X X

Figure 36-22. Transmit IBO Channel Interleave Mode Timing

- 1) 4.096MHz bus configuration.
- 2) 8.192MHz bus configuration.

Figure 36-23. Transmit IBO Frame Interleave Mode Timing

TSSYNC
TSER ¹ FR1 CH1-32 FR0 CH1-32 FR1 CH1-32 FR0 CH1-32 FR0 CH1-32 FR1 CH1-32
TSIG ¹ FR1 CH1-32 FR0 CH1-32 FR1 CH1-32 FR0 CH1-32 FR0 CH1-32 FR1 CH1-32
TSER ² (FR2 CH1-32)(FR3 CH1-32)(FR0 CH1-32)(FR1 CH1-32)(FR2 CH1-32)(FR3 CH1-32)(FR0 CH1-32)(FR1 CH1-32)(FR2 CH1-32)(FR3 CH1-3
TSIG ² (FR2 CH1-32)(FR3 CH1-32)(FR0 CH1-32)(FR1 CH1-32)(FR2 CH1-32)(FR3 CH1-32)(FR0 CH1-32)(FR1 CH1-32)(FR2 CH1-32)(FR3 CH1-3
TSSYNC
TSER (X) (LSB) (MSB) (X) (LSB) (MSB) (X) (LSB) (MSB) (X) (X) (LSB) (MSB) (X) (X) (X) (LSB) (MSB) (X) (X) (X) (X) (X) (X) (X) (X) (X) (X
FRAMER 3, CHANNEL 32 FRAMER 0, CHANNEL 1 FRAMER 0, CHANNEL 2 TSIG A B C/A D/B A B C/A D/B

- 1) 4.096MHz bus configuration.
- 2) 8.192MHz bus configuration.

37. OPERATING PARAMETERS

ABSOLUTE MAXIMUM RATINGS

Voltage Range on Any Pin Relative to Ground	1.0V to +6.0V
Operating Temperature Range for DS21455/DS21458	$\dots 0^{\circ}C$ to $+70^{\circ}C$
Operating Temperature Range for DS21455N/DS21458N	
Storage Temperature Range	55°C to +125°C
Soldering Temperature	See IPC/JEDEC J-STD-020

This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time can affect device reliability.

THERMAL CHARACTERISTICS

PARAMETER	MIN	ТҮР	MAX	NOTES
Ambient Temperature	-40°C		+85°C	1
Junction Temperature			+125°C	
Theta-JA (θ_{JA}) in Still Air for 256-Pin 17mm CSBGA	_	29.9°C/W		2
Theta-JA (θ_{JA}) in Still Air for 256-Pin 27mm BGA		20.5°C/W		2

NOTES:

- 1) The package is mounted on a four-layer JEDEC standard test board.
- 2) Theta-JA (θ_{JA}) is the junction-to-ambient thermal resistance, when the package is mounted on a fourlayer JEDEC standard test board.

THETA-JA (θ_{JA}) vs. AIRFLOW

FORCED AIR (meters per second)	THETA-JA (θ _{JA}) 17mm CSBGA	THETA-JA (θ _{JA}) 27mm BGA
0	29.9°C/W	20.5°C/W
1	26.0°C/W	17.5 °C/W
2.5	23.2°C/W	15.5°C/W

RECOMMENDED DC OPERATING CONDITIONS

$(T_A = 0^{\circ}C \text{ to } +70^{\circ}C \text{ for } DS21455/DS21458; T_A = -40^{\circ}C \text{ to } +85^{\circ}C \text{ for } DS21455N/DS21458N.)$								
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES		
Logic 1	V _{IH}	2.0		5.5	V			
Logic 0	V _{IL}	-0.3		+0.8	V			
Supply	V _{DD}	3.135	3.3	3.465	V	1		

CAPACITANCE

 $(T_{A} = +25^{\circ}C)$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Capacitance	C _{IN}		5		pF	
Output Capacitance	C _{OUT}		7		pF	

DC CHARACTERISTICS

 $(V_{DD} = 3.3V \pm 5\%, T_A = 0$ °C to +70°C for DS21455/DS21458; $V_{DD} = 3.3V \pm 5\%, T_A = -40$ °C to +85°C for DS21455N/DS21458N.)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES	
Supply Current	I _{DD}		328		mA	2	
Input Leakage	I _{IL}	-1.0		+1.0	μΑ	3	
Output Leakage	I _{LO}			1.0	μA	4	
Output Current (2.4V)	I _{OH}	-1.0			mA		
Output Current (0.4V)	I _{OL}	+4.0			mA		
Power Dissipation	Р		994		mW	5	

- 1) Applies to RVDD, TVDD, and DVDD.
- For a typical T1 LBO 0 application where: TCLK = TCLKI = RCLKI = TSYSCLK = RSYSCLK = 1.544MHz; MCLK = 2.048MHz; Alternating 1s and 0s pattern (LIC3.TAOZ = 1); HDLC engines disabled.
- 3) $0.0V < V_{IN} < V_{DD}$.
- 4) Applied to $\overline{\text{INT}}$ when tri-stated.
- 5) T1 LBO0; Alternating 1s and 0s pattern; HDLC engines disabled; excluding loading dissipation.

38. AC TIMING PARAMETERS AND DIAGRAMS

Capacitive test loads are 40pF for bus signals, 20pF for all others.

38.1 Multiplexed Bus AC Characteristics

AC CHARACTERISTICS-MULTIPLEXED PARALLEL PORT (MUX = 1)

 $(V_{DD} = 3.3V \pm 5\%, T_A = 0$ °C to +70°C for DS21455/DS21458;

V_{DD} = 3.3V ±5%, T_A = -40°C to +85°C for DS21455N/DS21458N.) (See <u>Figure 38-1</u> to <u>Figure 38-3</u>.)

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Cycle Time	t _{CYC}	200			ns	
Pulse Width, DS Low or RD High	PW_{EL}	100			ns	
Pulse Width, DS High or \overline{RD} Low	$\mathrm{PW}_{\mathrm{EH}}$	100			ns	
Input Rise/Fall Times	t _R , t _F			20	ns	
R/\overline{W} Hold Time	t _{RWH}	10			ns	
R/W Setup Time Before DS High	t _{RWS}	50			ns	
\overline{CS} Setup Time Before DS, \overline{WR} , or \overline{RD} Active	t _{CS}	20			ns	
CS Hold Time	t _{CH}	0			ns	
Read Data Hold Time	t _{DHR}	10		50	ns	
Write Data Hold Time	t _{DHW}	5			ns	
Muxed Address Valid to AS or ALE Fall	t_{ASL}	15			ns	
Muxed Address Hold Time	t _{AHL}	10			ns	
Delay Time DS, \overline{WR} , or \overline{RD} to AS or ALE Rise	t _{ASD}	20			ns	
Pulse Width AS or ALE High	PWASH	30			ns	
Delay Time, AS or ALE to DS, \overline{WR} , or \overline{RD}	t _{ASED}	10			ns	
Output Data Delay Time from DS or \overline{RD}	t _{DDR}			80	ns	
Data Setup Time	$t_{\rm DSW}$	50			ns	





Figure 38-1. Intel Bus Read Timing (BTS = 0 / MUX = 1)

Figure 38-2. Intel Bus Write Timing (BTS = 0 / MUX = 1)






Figure 38-3. Motorola Bus Timing (BTS = 1 / MUX = 1)

38.2 Nonmultiplexed Bus AC Characteristics

AC CHARACTERISTICS-NONMULTIPLEXED PARALLEL PORT (MUX = 0)

 $(V_{DD} = 3.3V \pm 5\%, T_A = 0$ °C to +70°C for DS21455/DS21458;

V_{DD} = 3.3V ±5%, T_A = -40℃ to +85℃ for DS21455N/DS21458N.) (See <u>Figure 38-4</u> to <u>Figure 38-7</u>.)

$V_{DD} = 3.5V \pm 370, T_A = -40 C to +00 C$, ,			,
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Setup Time for A0 to A7, Valid to \overline{CS} Active	t1	0			ns	
Setup Time for \overline{CS} Active to Either \overline{RD} , \overline{WR} , or \overline{DS} Active	t2	0			ns	
Delay Time from Either \overline{RD} or \overline{DS} Active to Data Valid	t3			75	ns	
Hold Time from Either \overline{RD} , \overline{WR} , or \overline{DS} Inactive to \overline{CS} Inactive	t4	0			ns	
Hold Time from \overline{CS} Inactive to Data Bus Tri-State	t5	5		20	ns	
Wait Time from Either \overline{WR} or \overline{DS} Activate to Latch Data	t6	75			ns	
Data Setup Time to Either \overline{WR} or \overline{DS} Inactive	t7	10			ns	
Data Hold Time from Either \overline{WR} or \overline{DS} Inactive	t8	10			ns	
Address Hold from Either \overline{WR} or \overline{DS} Inactive	t9	10			ns	





Figure 38-4. Intel Bus Read Timing (BTS = 0 / MUX = 0)

Figure 38-5. Intel Bus Write Timing (BTS = 0 / MUX = 0)







Figure 38-6. Motorola Bus Read Timing (BTS = 1 / MUX = 0)

Figure 38-7. Motorola Bus Write Timing (BTS = 1 / MUX = 0)



38.3 Receive Side AC Characteristics

AC CHARACTERISTICS-RECEIVE SIDE

 $(V_{DD} = 3.3V \pm 5\%, T_A = 0^{\circ}C \text{ to } +70^{\circ}C \text{ for } DS21455/DS21458;$

 V_{DD} = 3.3V ±5%, T_A = -40°C to +85°C for DS21455N/DS21458N.) (See Figure 38-8 to Figure 38-12.)

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
RCLKO Period			488		ns	
	trp		(E1)		115	
	$\begin{array}{c c c c c c c c c c c c c c c c c c c $		ns			
					115	
RCLKO Pulse Width	t _{LH}				ns	1
	t _{LL}				ns	1
RCLKO Pulse Width	t _{LH}				ns	2
	t _{LL}	150			ns	2
					ns	
RCLKI Period	t _{CP}					
	·CI					
	4	20				
RCLKI Pulse Width					ns	
		20			ns	2
					ns	3
					ns	4
RSYSCLK Period						5
	t _{SP}					6
	t _{SP}		61			7
RSYSCLK Pulse Width	t _{SH}	20	0.5 t _{sp}		ns	
	t _{SL}	20	0.5 t _{sp}		ns	
RSYNC Setup to RSYSCLK Falling	t _{SU}				ns	
RSYNC Pulse Width	t _{PW}	50			ns	
RPOSI/RNEGI Setup to RCLKI Falling	t_{SU}	20			ns	
RPOSI/RNEGI Hold from RCLKI	t _{HD}	20			ns	
Falling	4 4			22		
RSYSCLK, RCLKI Rise and Fall Times	t_R, t_F			22	ns	
Delay RCLKO to RPOSO, RNEGO Valid	t _{DD}			50	ns	
Delay RCLK to RSER, RDATA, RSIG, RLINK Valid	t _{D1}			50	ns	
Delay RCLK to RCHCLK, RSYNC, RCHBLK, RFSYNC, RLCLK	t _{D2}			50	ns	
Delay RSYSCLK to RSER, RSIG Valid	t _{D3}			22	ns	
Delay RSYSCLK to RCHCLK, RCHBLK, RMSYNC, RSYNC	t _{D4}			22	ns	

AC CHARACTERISTICS-RECEIVE SIDE (continued)

 $(V_{DD} = 3.3V \pm 5\%, T_A = 0^{\circ}C \text{ to } +70^{\circ}C \text{ for DS21455/DS21458};$ $V_{DD} = 3.3V \pm 5\%, T_A = -40^{\circ}C \text{ to } +85^{\circ}C \text{ for DS21455N/DS21458N.})$ (See <u>Figure 38-8</u> to <u>Figure 38-12</u>.)

NOTES:

- 1) Jitter attenuator enabled in the receive path.
- 2) Jitter attenuator disabled or enabled in the transmit path.
- 3) RSYSCLK = 1.544MHz.
- 4) RSYSCLK = 2.048MHz.
- 5) RSYSCLK = 4.096MHz.
- 6) RSYSCLK = 8.192MHz.
- 7) RSYSCLK = 16.384MHz.




Figure 38-8. Receive Side Timing, Elastic Store Disabled (T1 Mode)

- 1) RSYNC is in the output mode.
- 2) Shown is RLINK/RLCLK in the ESF framing mode.
- 3) No relationship between RCHCLK and RCHBLK and other signals is implied.




Figure 38-9. Receive Side Timing, Elastic Store Disabled (E1 Mode)




Figure 38-10. Receive Side Timing, Elastic Store Enabled (T1 Mode)

- 1) RSYNC is in the output mode.
- 2) RSYNC is in the input mode.




Figure 38-11. Receive Side Timing, Elastic Store Enabled (E1 Mode)

- 1) RSYNC is in the output mode.
- 2) RSYNC is in the input mode.




Figure 38-12. Receive Line Interface Timing

38.4 Transmit AC Characteristics

AC CHARACTERISTICS-TRANSMIT SIDE

 $(V_{DD} = 3.3V \pm 5\%, T_A = 0$ °C to +70°C for DS21455/DS21458;

PARAMETER	SYMBOL	MIN	TYP (E1)	MAX	UNITS	NOTES
TCLK Period	ton		488 (E1)		ns	
TELKTEHOU	t _{CP}		648 (T1)			
TCLK Pulse Width	t _{CH}	20	0.5 t _{CP}		ns	
TCER I disc widdi	$t_{\rm CL}$	20	0.5 t _{CP}		ns	
TCLKI Period	tra		488 (E1)		ns	
TELKITERIÖG	t _{LP}		648 (T1)			
TCLKI Pulse Width	t _{LH}	20	0.5 t _{LP}		ns	
TCERT I disc widdi	t _{LL}	20	0.5 t _{LP}		ns	
			648		ns	1
			448		ns	2
TSYSCLK Period	t _{SP}		244		ns	3
			122		ns	
			61		ns	
TSYSCLK Pulse Width	tan	20	0.5 t _{sp}		ns	
	t _{SP}	20	0.5 t _{sp}		ns	
TSYNC or TSSYNC Setup to TCLK	+	20			ns	
or TSYSCLK Falling	t_{SU}	20			115	
TSYNC or TSSYNC Pulse Width	$t_{\rm PW}$	50			ns	
TSER, TSIG, TDATA, TLINK,						
TPOSI, TNEGI Setup to TCLK,	t_{SU}	20			ns	
TSYSCLK, TCLKI Falling						
TSER, TSIG, TDATA, TLINK Hold	t _{HD}	20			ns	
from TCLK or TSYSCLK, Falling	410					
TPOSI, TNEGI Hold from TCLKI	t _{HD}	20			ns	
Falling						
TCLK, TCLKI, or TSYSCLK Rise and Fall Times	t _R , t _F			25	ns	
Delay TCLKO to TPOSO, TNEGO						
Valid	t _{DD}			50	ns	
	4			50		
Delay TCLK to TESO Valid	t _{D1}			50	ns	
Delay TCLK to TCHBLK, TCHCLK, TSYNC, TLCLK	t _{D2}			50	ns	
Delay TSYSCLK to TCHCLK, TCHBLK	t _{D3}			22	ns	

- 1) TSYSCLK = 1.544MHz.
- 2) TSYSCLK = 2.048MHz.
- 3) TSYSCLK = 4.096MHz.
- 4) TSYSCLK = 8.192MHz.
- 5) TSYSCLK = 16.384MHz.




Figure 38-13. Transmit Side Timing

NOTES:

1) TSYNC is in the output mode (TCR2.2 = 1).

2) TSYNC is in the input mode (TCR2.2 = 0).

3) TSER is sampled on the falling edge of TCLK when the transmit-side elastic store is disabled.

4) TCHCLK and TCHBLK are synchronous with TCLK when the transmit-side elastic store is disabled.

- 5) TLINK is only sampled during F-bit locations.
- 6) No relationship between TCHCLK and TCHBLK and the other signals is implied.




Figure 38-14. Transmit Side Timing, Elastic Store Enabled

- 1) TSER is only sampled on the falling edge of TSYSCLK when the transmit-side elastic store is enabled.
- 2) TCHCLK and TCHBLK are synchronous with TSYSCLK when the transmit-side elastic store is enabled.




Figure 38-15. Transmit Line Interface Timing

- 1) TSER is only sampled on the falling edge of TSYSCLK when the transmit-side elastic store is enabled.
- 2) TCHCLK and TCHBLK are synchronous with TSYSCLK when the transmit-side elastic store is enabled.

39. PACKAGE INFORMATION

For the latest package outline information and land patterns, go to <u>www.maxim-ic.com/packages</u>.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
256 CSBGA	X256+2	<u>21-0351</u>
256 PBGA	V256+6	<u>21-0307</u>