DALLAS JUXIJU

www.maxim-ic.com

FEATURES

- 16 or 12 completely independent T1 framers in one small 27mm x 27mm, 1.27mm pitch BGA package
- Each multichip module (MCM) contains four (FF) or three (FT) DS21Q42 die
- Each quad framer can be concatenated into a single 8.192MHz backplane data stream
- IEEE 1149.1 JTAG-Boundary Scan Architecture

ORDERING INFORMATION

 DS21FF42 and DS21FT42 are pin compatible with DS21FF44 and DS21FT44, respectively, to allow the same footprint to support T1 and E1 applications

DS21FT42/DS21FF42 4 x 3 12-Channel T1 Framer 4 x 4 16-Channel T1 Framer

- 300-pin MCM 1.27mm pitch BGA package (27mm x 27mm)
- Low-power 3.3V CMOS with 5V tolerant input and outputs

APPLICATIONS

- DSLAMs
- Multiplexers/Demultiplexers
- Switches
- High-Density Line Cards

PART	CHANNEL	PIN-PACKAGE	TEMP RANGE
DS21FT42	12	300 BGA, 27mm x 27mm	0° C to $+70^{\circ}$ C
DS21FT42N	12	300 BGA, 27mm x 27mm	-40°C to +85°C
DS21FF42	16	300 BGA, 27mm x27mm	0° C to $+70^{\circ}$ C
DS21FF42N	16	300 BGA, 27mm x 27mm	-40°C to +85°C

1. MULTICHIP MODULE DESCRIPTION

The 4 x 4 and 4 x 3 multichip modules (MCM) offer a high-density packaging arrangement for the DS21Q42 T1 Enhanced Quad Framer. Either three (DS21FT42) or four (DS21FF42) silicon die of these devices is packaged in an MCM with the electrical connections as shown in Figure 1-1.

All of the functions available on the DS21Q42 are also available in the MCM packaged version. However, in order to minimize package size, some signals have been deleted or combined. These differences are detailed in Table 1-1. In the 4 x 3 (FT) version, the fourth quad framer is not populated and hence all of the signals to and from this fourth framer are absent and should be treated as No Connects (NC). Table 2-1 lists all of the signals on the MCM and it also lists the absent signals for the 4×3 .


The availability of both a 12-channel and a 16-channel version allow the maximum framer density with the lowest cost. For example, in a T3 application, two devices (one DS21FF42 and one DS21FT42) provide 28 framers without the additional cost and power consumption of any unused framers that appear in an octal approach.

Note: Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device may be simultaneously available through various sales channels. For information about device errata, click here: <u>http://www.maxim-ic.com/errata</u>.

CHANGES FROM NORMAL DS21Q42 CONFIGURATION Table 1-1

- 1) TSYSCLK and RSYSCLK are tied together.
- 2) The following signals are not available: RFSYNC/RLCLK/RLINK/RCHCLK/RMSYNC/RLOS/LOTC/TCHBLK/TLCLK/TLINK/TCHCLK

DS21FF42/DS21FT42 SCHEMATIC Figure 1-1



DS21FF42/DS21FT42 SCHEMATIC Figure 1-1 (continued)




TABLE OF CONTENTS

FE.	ATURES	1
1.	MULTICHIP MODULE (MCM) DESCRIPTION	1
2.	MCM PIN DESCRIPTION	6
3.	DS21FF42 (4 X 4) PCB LAND PATTERN	.13
4.	DS21FT42 (4 X 3) PCB LAND PATTERN	.14
5.	DS21Q42 FEATURES	.15
6.	DS21Q42 INTRODUCTION	.15
7.	DS21Q42 PIN FUNCTION DESCRIPTION	.18
8.	DS21Q42 REGISTER MAP	.26
9.	PARALLEL PORT	.30
10.	CONTROL, ID AND TEST REGISTERS	.30
11.	STATUS AND INFORMATION REGISTERS	.41
12.	ERROR COUNT REGISTERS	.48
13.	DS0 MONITORING FUNCTION	.51
14.	SIGNALING OPERATION	.54
-	 4.1 PROCESSOR BASED SIGNALING 4.2 HARDWARE BASED SIGNALING 	
15.	PER-CHANNEL CODE (IDLE) GENERATION AND LOOPBACK	.57
	5.1 TRANSMIT SIDE CODE GENERATION 15.1.1 Simple Idle Code Insertion and Per-Channel Loopback 15.1.2 Per-Channel Code Insertion 5.2 RECEIVE SIDE CODE GENERATION 15.2.1 Simple Code Insertion 15.2.2 Per-Channel Code Insertion	. 57 . 58 . 59 . 59
16.	CLOCK BLOCKING REGISTERS	.61

17.	ELASTIC STORES OPERATION	61
17.1	RECEIVE SIDE	
17.2	TRANSMIT SIDE	
17.3	MINIMUM DELAY SYNCHRONOUS RSYSCLK/TSYSCLK MODE	
18.	HDLC CONTROLLER	63
18.1	HDLC FOR DS0s	
19.	FDL/FS EXTRACTION AND INSERTION	64
19.1		
-	9.1.1 General Overview	
	9.1.2 Status Register for the HDLC	
	9.1.3 HDLC/BOC Register Description	
	LEGACY FDL SUPPORT	
	9.2.1 Overview	
	9.2.2 Receive Section	
19.3	9.2.3 Transmit Section 5 D4/SLC–96 OPERATION	
20.	PROGRAMMABLE IN-BAND CODE GENERATION AND DETECTION	77
21.	TRANSMIT TRANSPARENCY	80
21.22.	TRANSMIT TRANSPARENCY INTERLEAVED PCM BUS OPERATION	
		81
22.	INTERLEAVED PCM BUS OPERATION	81
22. 23. 23.1 23.2	INTERLEAVED PCM BUS OPERATION JTAG-BOUNDARY SCAN ARCHITECTURE AND TEST ACCESS PORT Description TAP Controller State Machine	81
 22. 23. 23.1 	INTERLEAVED PCM BUS OPERATION JTAG-BOUNDARY SCAN ARCHITECTURE AND TEST ACCESS PORT Description TAP Controller State Machine	
22. 23. 23.1 23.2	INTERLEAVED PCM BUS OPERATION JTAG-BOUNDARY SCAN ARCHITECTURE AND TEST ACCESS PORT Description TAP Controller State Machine Instruction Register and Instructions	
22. 23. 23.1 23.2 23.3	INTERLEAVED PCM BUS OPERATION JTAG-BOUNDARY SCAN ARCHITECTURE AND TEST ACCESS PORT Description TAP Controller State Machine	
22. 23. 23.1 23.2 23.3 23.4	INTERLEAVED PCM BUS OPERATION JTAG-BOUNDARY SCAN ARCHITECTURE AND TEST ACCESS PORT Description TAP Controller State Machine INSTRUCTION REGISTER AND INSTRUCTIONS TEST REGISTERS	

MCM PIN DESCRIPTION

PIN DESCRIPTION SORTED BY SYMBOL Table 2-1

PIN	SYMBOL	I/O	DESCRIPTION
B7	8MCLK	0	8.192 MHz Clock Based on CLKSI.
G20	A0	I	Address Bus Bit 0 (lsb).
H20	Al	I	Address Bus Bit 0 (150). Address Bus Bit 1.
G19	A1 A2	I	Address Bus Bit 1. Address Bus Bit 2.
H19	A2 A3	I	Address Bus Bit 2. Address Bus Bit 3.
G18	A3 A4	I	Address Bus Bit 5. Address Bus Bit 4.
H18	A4 A5	I	Address Bus Bit 4. Address Bus Bit 5.
G17	A5 A6	I	Address Bus Bit 5. Address Bus Bit 6.
H17	A0 A7	I	Address Bus Bit 0. Address Bus Bit 7 (msb).
W15	BTS	I	Bus Timing Select. $0 = Intel / 1 = Motorola.$
B6	CLKSI	I	Reference clock for the 8.192 MHz clock synthesizer.
<u>Б0</u> Т8	CLKSI CS1*	I	5
18 Y4	CS1* CS2*	I	Chip Select for Quad Framer 1.
Y15	CS2*	I	Chip Select for Quad Framer 2.
			Chip Select for Quad Framer 3.
E19	CS4*/NC	I	Chip Select for Quad Framer 4. NC on Four x Three.
L20	D0	I/O	Data Bus Bit 0 (lsb).
M20	D1	I/O	Data Bus Bit 1.
L19	D2	I/O	Data Bus Bit 2.
M19	D3	I/O	Data Bus Bit 3.
L18	D4	I/O	Data Bus Bit 4.
M18	D5	I/O	Data Bus Bit 5.
L17	D6	I/O	Data Bus Bit 6.
M17	D7	I/O	Data Bus Bit 7 (msb).
C7	DVDD1	_	Digital Positive Supply for Framer 1.
E4	DVDD1	_	Digital Positive Supply for Framer 1.
D2	DVDD1	_	Digital Positive Supply for Framer 1.
K3	DVDD2	_	Digital Positive Supply for Framer 2.
U7	DVDD2	-	Digital Positive Supply for Framer 2.
P2	DVDD2	_	Digital Positive Supply for Framer 2.
V19	DVDD3	-	Digital Positive Supply for Framer 3.
T12	DVDD3	—	Digital Positive Supply for Framer 3.
L16	DVDD3	_	Digital Positive Supply for Framer 3.
D17	DVDD4/NC	—	Digital Positive Supply for Framer 4. NC on Four x Three.
F16	DVDD4/NC	_	Digital Positive Supply for Framer 4. NC on Four x Three.
B11	DVDD4/NC	-	Digital Positive Supply for Framer 4. NC on Four x Three.
E9	DVSS1	_	Digital Signal Ground for Framer 1.
A6	DVSS1	_	Digital Signal Ground for Framer 1.
D5	DVSS1	_	Digital Signal Ground for Framer 1.
U3	DVSS2		Digital Signal Ground for Framer 2.
K4	DVSS2		Digital Signal Ground for Framer 2.
U8	DVSS2		Digital Signal Ground for Framer 2.
U4	DVSS3	-	Digital Signal Ground for Framer 3.

PIN	SYMBOL	I/O	DESCRIPTION
R16	DVSS3	_	Digital Signal Ground for Framer 3.
Y20	DVSS3	_	Digital Signal Ground for Framer 3.
J20	DVSS4/NC	_	Digital Signal Ground for Framer 4. NC on Four x Three.
A11	DVSS4/NC	_	Digital Signal Ground for Framer 4. NC on Four x Three.
D19	DVSS4/NC	-	Digital Signal Ground for Framer 4. NC on Four x Three.
Y14	FS0	Ι	Framer Select 0 for the Parallel Control Port.
W14	FS1	Ι	Framer Select 1 for the Parallel Control Port.
G16	INT*	0	Interrupt for all four Quad Framers.
V14	JTCLK	Ι	JTAG Clock.
E10	JTDI	Ι	JTAG Data Input.
A19	JTDOF/NC	0	JTAG Data Output for Four x Four Version. NC on Four x
			Three.
T17	JTDOT	0	JTAG Data Output for Four x Three Version.
H16	JTMS	Ι	JTAG Test Mode Select.
K17	JTRST*	Ι	JTAG Reset.
A13	TEST	Ι	Tri-State. $0 = do not tri-state / 1 = tri-state all outputs & I/O$
			signals
P17	MUX	Ι	Bus Operation Select. $0 = \text{non-multiplexed bus } / 1 =$
			multiplexed bus
C2	RCHBLK1	0	Receive Channel Blocking Clock.
G3	RCHBLK2	0	Receive Channel Blocking Clock.
E6	RCHBLK3	0	Receive Channel Blocking Clock.
A8	RCHBLK4	Ο	Receive Channel Blocking Clock.
N1	RCHBLK5	0	Receive Channel Blocking Clock.
Y1	RCHBLK6	0	Receive Channel Blocking Clock.
U6	RCHBLK7	0	Receive Channel Blocking Clock.
N5	RCHBLK8	0	Receive Channel Blocking Clock.
Y8	RCHBLK9	0	Receive Channel Blocking Clock.
W12	RCHBLK10	Ο	Receive Channel Blocking Clock.
V17	RCHBLK11	0	Receive Channel Blocking Clock.
U17	RCHBLK12	0	Receive Channel Blocking Clock.
D16	RCHBLK13/NC	0	Receive Channel Blocking Clock. NC on Four x Three.
K20	RCHBLK14/NC	0	Receive Channel Blocking Clock. NC on Four x Three.
B18	RCHBLK15/NC	0	Receive Channel Blocking Clock. NC on Four x Three.
B16	RCHBLK16/NC	0	Receive Channel Blocking Clock. NC on Four x Three.
A2	RCLK1	Ι	Receive Clock for Framer 1
K1	RCLK2	Ι	Receive Clock for Framer 2.
D10	RCLK3	I	Receive Clock for Framer 3.
B9	RCLK4	I	Receive Clock for Framer 4.
M3	RCLK5	I	Receive Clock for Framer 5.
V1	RCLK6	I	Receive Clock for Framer 6.
W6	RCLK7	Ι	Receive Clock for Framer 7.
J3	RCLK8	I	Receive Clock for Framer 8.
T9	RCLK9	I	Receive Clock for Framer 9.
W10	RCLK10	Ι	Receive Clock for Framer 10.

PIN	SYMBOL	I/O	DESCRIPTION
Y18	RCLK11	Ι	Receive Clock for Framer 11.
N17	RCLK12	Ι	Receive Clock for Framer 12.
D14	RCLK13/NC	Ι	Receive Clock for Framer 13. NC on Four x Three.
P20	RCLK14/NC	Ι	Receive Clock for Framer 14. NC on Four x Three.
C18	RCLK15/NC	Ι	Receive Clock for Framer 15. NC on Four x Three.
C12	RCLK16/NC	Ι	Receive Clock for Framer 16. NC on Four x Three.
E18	RD*	Ι	Read Input.
B2	RNEG1	Ι	Receive Negative Data for Framer 1.
H2	RNEG2	Ι	Receive Negative Data for Framer 2.
D9	RNEG3	Ι	Receive Negative Data for Framer 3.
A9	RNEG4	Ι	Receive Negative Data for Framer 4.
M2	RNEG5	Ι	Receive Negative Data for Framer 5.
V3	RNEG6	Ι	Receive Negative Data for Framer 6.
V7	RNEG7	Ι	Receive Negative Data for Framer 7.
P3	RNEG8	Ι	Receive Negative Data for Framer 8.
U9	RNEG9	Ι	Receive Negative Data for Framer 9.
W11	RNEG10	Ι	Receive Negative Data for Framer 10.
W17	RNEG11	Ι	Receive Negative Data for Framer 11.
T20	RNEG12	Ι	Receive Negative Data for Framer 12.
E14	RNEG13/NC	Ι	Receive Negative Data for Framer 13. NC on Four x Three.
N20	RNEG14/NC	Ι	Receive Negative Data for Framer 14. NC on Four x Three.
C20	RNEG15/NC	Ι	Receive Negative Data for Framer 15. NC on Four x Three.
B13	RNEG16/NC	Ι	Receive Negative Data for Framer 16. NC on Four x Three.
A1	RPOS1	Ι	Receive Positive Data for Framer 1.
H1	RPOS2	Ι	Receive Positive Data for Framer 2.
H4	RPOS3	Ι	Receive Positive Data for Framer 3.
C9	RPOS4	Ι	Receive Positive Data for Framer 4.
M1	RPOS5	Ι	Receive Positive Data for Framer 5.
W2	RPOS6	Ι	Receive Positive Data for Framer 6.
V5	RPOS7	Ι	Receive Positive Data for Framer 7.
P4	RPOS8	Ι	Receive Positive Data for Framer 8.
T10	RPOS9	Ι	Receive Positive Data for Framer 9.
V11	RPOS10	Ι	Receive Positive Data for Framer 10.
Y19	RPOS11	Ι	Receive Positive Data for Framer 11.
R19	RPOS12	Ι	Receive Positive Data for Framer 12.
D15	RPOS13/NC	Ι	Receive Positive Data for Framer 13. NC on Four x Three.
J18	RPOS14/NC	Ι	Receive Positive Data for Framer 14. NC on Four x Three.
A20	RPOS15/NC	Ι	Receive Positive Data for Framer 15. NC on Four x Three.
A14	RPOS16/NC	Ι	Receive Positive Data for Framer 16. NC on Four x Three.
C1	RSER1	Ο	Receive Serial Data from Framer 1.
H3	RSER2	0	Receive Serial Data from Framer 2.
C6	RSER3	Ο	Receive Serial Data from Framer 3.
C8	RSER4	Ο	Receive Serial Data from Framer 4.
P1	RSER5	Ο	Receive Serial Data from Framer 5.
W4	RSER6	0	Receive Serial Data from Framer 6.

PIN	SYMBOL	I/O	DESCRIPTION
T7	RSER7	0	Receive Serial Data from Framer 7.
N4	RSER8	0	Receive Serial Data from Framer 8.
U11	RSER9	0	Receive Serial Data from Framer 9.
Y12	RSER10	0	Receive Serial Data from Framer 10.
V16	RSER11	0	Receive Serial Data from Framer 11.
T16	RSER12	0	Receive Serial Data from Framer 12.
E16	RSER13/NC	0	Receive Serial Data from Framer 13. NC on Four x Three.
F20	RSER14/NC	0	Receive Serial Data from Framer 14. NC on Four x Three.
C16	RSER15/NC	0	Receive Serial Data from Framer 15. NC on Four x Three.
A12	RSER16/NC	0	Receive Serial Data from Framer 16. NC on Four x Three.
D3	RSIG1	0	Receive Signaling Output from Framer 1.
G2	RSIG2	0	Receive Signaling Output from Framer 2.
D4	RSIG3	0	Receive Signaling Output from Framer 3.
D8	RSIG4	0	Receive Signaling Output from Framer 4.
N2	RSIG5	0	Receive Signaling Output from Framer 5.
V4	RSIG6	0	Receive Signaling Output from Framer 6.
V6	RSIG7	0	Receive Signaling Output from Framer 7.
K5	RSIG8	0	Receive Signaling Output from Framer 8.
U10	RSIG9	0	Receive Signaling Output from Framer 9.
Y11	RSIG10	0	Receive Signaling Output from Framer 10.
W19	RSIG11	0	Receive Signaling Output from Framer 11.
U20	RSIG12	0	Receive Signaling Output from Framer 12.
E15	RSIG13/NC	Ο	Receive Signaling Output from Framer 13. NC on Four x Three.
K19	RSIG14/NC	0	Receive Signaling Output from Framer 14. NC on Four x Three.
C17	RSIG15/NC	0	Receive Signaling Output from Framer 15. NC on Four x Three.
A15	RSIG16/NC	0	Receive Signaling Output from Framer 16. NC on Four x Three.
B1	RSYNC1	I/O	Receive Frame/Multiframe Sync for Framer 1.
G1	RSYNC2	I/O	Receive Frame/Multiframe Sync for Framer 2.
D6	RSYNC3	I/O	Receive Frame/Multiframe Sync for Framer 3.
A7	RSYNC4	I/O	Receive Frame/Multiframe Sync for Framer 4.
N3	RSYNC5	I/O	Receive Frame/Multiframe Sync for Framer 5.
Y2	RSYNC6	I/O	Receive Frame/Multiframe Sync for Framer 6.
U5	RSYNC7	I/O	Receive Frame/Multiframe Sync for Framer 7.
J4	RSYNC8	I/O	Receive Frame/Multiframe Sync for Framer 8.
T11	RSYNC9	I/O	Receive Frame/Multiframe Sync for Framer 9.
V13	RSYNC10	I/O	Receive Frame/Multiframe Sync for Framer 10.
V15	RSYNC11	I/O	Receive Frame/Multiframe Sync for Framer 11.
P18	RSYNC12	I/O	Receive Frame/Multiframe Sync for Framer 12.
J17	RSYNC13/NC	I/O	Receive Frame/Multiframe Sync for Framer 13. NC on Four x Three.
J19	RSYNC14/NC	I/O	Receive Frame/Multiframe Sync for Framer 14. NC on Four x

PIN	SYMBOL	I/O	DESCRIPTION
			Three.
B17	RSYNC15/NC	I/O	Receive Frame/Multiframe Sync for Framer 15. NC on Four x Three.
B12	RSYNC16/NC	I/O	Receive Frame/Multiframe Sync for Framer 16. NC on Four x Three.
B5	SYSCLK1	Ι	System Clock for Framer 1.
E2	SYSCLK2	Ι	System Clock for Framer 2.
E5	SYSCLK3	Ι	System Clock for Framer 3.
B8	SYSCLK4	Ι	System Clock for Framer 4.
M4	SYSCLK5	Ι	System Clock for Framer 5.
T2	SYSCLK6	Ι	System Clock for Framer 6.
Y5	SYSCLK7	Ι	System Clock for Framer 7.
W3	SYSCLK8	Ι	System Clock for Framer 8.
T4	SYSCLK9	Ι	System Clock for Framer 9.
Y9	SYSCLK10	Ι	System Clock for Framer 10.
U12	SYSCLK11	Ι	System Clock for Framer 11.
R17	SYSCLK12	Ι	System Clock for Framer 12.
E13	SYSCLK13/NC	Ι	System Clock for Framer 13. NC on Four x Three.
N18	SYSCLK14/NC	Ι	System Clock for Framer 14. NC on Four x Three.
E20	SYSCLK15/NC	Ι	System Clock for Framer 15. NC on Four x Three.
C14	SYSCLK16/NC	Ι	System Clock for Framer 16. NC on Four x Three.
D1	TCLK1	Ι	Transmit Clock for Framer 1.
H5	TCLK2	Ι	Transmit Clock for Framer 2.
C5	TCLK3	Ι	Transmit Clock for Framer 3.
A5	TCLK4	Ι	Transmit Clock for Framer 4.
R1	TCLK5	Ι	Transmit Clock for Framer 5.
Y3	TCLK6	Ι	Transmit Clock for Framer 6.
T6	TCLK7	Ι	Transmit Clock for Framer 7.
K2	TCLK8	Ι	Transmit Clock for Framer 8.
U13	TCLK9	Ι	Transmit Clock for Framer 9.
Y13	TCLK10	Ι	Transmit Clock for Framer 10.
T18	TCLK11	Ι	Transmit Clock for Framer 11.
P16	TCLK12	Ι	Transmit Clock for Framer 12.
K16	TCLK13/NC	Ι	Transmit Clock for Framer 13. NC on Four x Three.
F19	TCLK14/NC	Ι	Transmit Clock for Framer 14. NC on Four x Three.
E17	TCLK15/NC	Ι	Transmit Clock for Framer 15. NC on Four x Three.
C11	TCLK16/NC	Ι	Transmit Clock for Framer 16. NC on Four x Three.
C3	TNEG1	0	Transmit Negative Data from Framer 1.
J1	TNEG2	0	Transmit Negative Data from Framer 2.
F5	TNEG3	0	Transmit Negative Data from Framer 3.
A10	TNEG4	0	Transmit Negative Data from Framer 4.
L1	TNEG5	0	Transmit Negative Data from Framer 5.
V2	TNEG6	0	Transmit Negative Data from Framer 6.
V8	TNEG7	0	Transmit Negative Data from Framer 7.
P5	TNEG8	0	Transmit Negative Data from Framer 8.

PIN	SYMBOL	I/O	DESCRIPTION
U14	TNEG9	0	Transmit Negative Data from Framer 9.
V12	TNEG10	0	Transmit Negative Data from Framer 10.
W18	TNEG11	0	Transmit Negative Data from Framer 11.
T19	TNEG12	0	Transmit Negative Data from Framer 12.
D11	TNEG13/NC	0	Transmit Negative Data from Framer 13. NC on Four x Three.
K18	TNEG14/NC	0	Transmit Negative Data from Framer 14. NC on Four x Three.
C19	TNEG15/NC	0	Transmit Negative Data from Framer 15. NC on Four x Three.
B15	TNEG16/NC	0	Transmit Negative Data from Framer 16. NC on Four x Three.
B3	TPOS1	0	Transmit Positive Data from Framer 1.
J2	TPOS2	0	Transmit Positive Data from Framer 2.
J5	TPOS3	0	Transmit Positive Data from Framer 3.
B10	TPOS4	0	Transmit Positive Data from Framer 4.
L2	TPOS5	0	Transmit Positive Data from Framer 5.
W1	TPOS6	0	Transmit Positive Data from Framer 6.
W7	TPOS7	0	Transmit Positive Data from Framer 7.
R3	TPOS8	0	Transmit Positive Data from Framer 8.
T14	TPOS9	0	Transmit Positive Data from Framer 9.
Y10	TPOS10	0	Transmit Positive Data from Framer 10.
V18	TPOS11	0	Transmit Positive Data from Framer 11.
V20	TPOS12	0	Transmit Positive Data from Framer 12.
E12	TPOS13/NC	0	Transmit Positive Data from Framer 13. NC on Four x Three.
N19	TPOS14/NC	0	Transmit Positive Data from Framer 14. NC on Four x Three.
B19	TPOS15/NC	0	Transmit Positive Data from Framer 15. NC on Four x Three.
B14	TPOS16/NC	0	Transmit Positive Data from Framer 16. NC on Four x Three.
B4	TSER1	Ι	Transmit Serial Data for Framer 1.
E1	TSER2	Ι	Transmit Serial Data for Framer 2.
F3	TSER3	Ι	Transmit Serial Data for Framer 3.
D7	TSER4	Ι	Transmit Serial Data for Framer 4.
L5	TSER5	Ι	Transmit Serial Data for Framer 5.
T1	TSER6	Ι	Transmit Serial Data for Framer 6.
Y6	TSER7	Ι	Transmit Serial Data for Framer 7.
T3	TSER8	Ι	Transmit Serial Data for Framer 8.
M16	TSER9	Ι	Transmit Serial Data for Framer 9.
W9	TSER10	Ι	Transmit Serial Data for Framer 10.
W16	TSER11	Ι	Transmit Serial Data for Framer 11.
W20	TSER12	Ι	Transmit Serial Data for Framer 12.
D13	TSER13/NC	Ι	Transmit Serial Data for Framer 13. NC on Four x Three.
F17	TSER14/NC	Ι	Transmit Serial Data for Framer 14. NC on Four x Three.
D18	TSER15/NC	I	Transmit Serial Data for Framer 15. NC on Four x Three.
A18	TSER16/NC	I	Transmit Serial Data for Framer 16. NC on Four x Three.
C4	TSIG1	I	Transmit Signaling Input for Framer 1.
F1	TSIG2	I	Transmit Signaling Input for Framer 2.
G4	TSIG3	I	Transmit Signaling Input for Framer 3.
C10	TSIG4	I	Transmit Signaling Input for Framer 4.
L3	TSIG5	Ι	Transmit Signaling Input for Framer 5.

PIN	SYMBOL	I/O	DESCRIPTION
U2	TSIG6	Ι	Transmit Signaling Input for Framer 6.
V9	TSIG7	Ι	Transmit Signaling Input for Framer 7.
R5	TSIG8	Ι	Transmit Signaling Input for Framer 8.
U15	TSIG9	Ι	Transmit Signaling Input for Framer 9.
V10	TSIG10	Ι	Transmit Signaling Input for Framer 10.
U18	TSIG11	Ι	Transmit Signaling Input for Framer 11.
R18	TSIG12	Ι	Transmit Signaling Input for Framer 12.
E11	TSIG13/NC	Ι	Transmit Signaling Input for Framer 13. NC on Four x Three.
P19	TSIG14/NC	Ι	Transmit Signaling Input for Framer 14. NC on Four x Three.
B20	TSIG15/NC	Ι	Transmit Signaling Input for Framer 15. NC on Four x Three.
A16	TSIG16/NC	Ι	Transmit Signaling Input for Framer 16. NC on Four x Three.
A3	TSSYNC1	Ι	Transmit System Sync for Framer 1.
F2	TSSYNC2	Ι	Transmit System Sync for Framer 2.
G5	TSSYNC3	Ι	Transmit System Sync for Framer 3.
E8	TSSYNC4	Ι	Transmit System Sync for Framer 4.
L4	TSSYNC5	Ι	Transmit System Sync for Framer 5.
U1	TSSYNC6	Ι	Transmit System Sync for Framer 6.
Y7	TSSYNC7	Ι	Transmit System Sync for Framer 7.
R4	TSSYNC8	Ι	Transmit System Sync for Framer 8.
T15	TSSYNC9	Ι	Transmit System Sync for Framer 9.
W8	TSSYNC10	Ι	Transmit System Sync for Framer 10.
Y17	TSSYNC11	Ι	Transmit System Sync for Framer 11.
U19	TSSYNC12	Ι	Transmit System Sync for Framer 12.
C13	TSSYNC13/NC	Ι	Transmit System Sync for Framer 13. NC on Four x Three.
R20	TSSYNC14/NC	Ι	Transmit System Sync for Framer 14. NC on Four x Three.
D20	TSSYNC15/NC	Ι	Transmit System Sync for Framer 15. NC on Four x Three.
A17	TSSYNC16/NC	Ι	Transmit System Sync for Framer 16. NC on Four x Three.
E3	TSYNC1	I/O	Transmit Sync for Framer 1.
F4	TSYNC2	I/O	Transmit Sync for Framer 2.
E7	TSYNC3	I/O	Transmit Sync for Framer 3.
A4	TSYNC4	I/O	Transmit Sync for Framer 4.
R2	TSYNC5	I/O	Transmit Sync for Framer 5.
W5	TSYNC6	I/O	Transmit Sync for Framer 6.
T5	TSYNC7	I/O	Transmit Sync for Framer 7.
M5	TSYNC8	I/O	Transmit Sync for Framer 8.
T13	TSYNC9	I/O	Transmit Sync for Framer 9.
W13	TSYNC10	I/O	Transmit Sync for Framer 10.
U16	TSYNC11	I/O	Transmit Sync for Framer 11.
N16	TSYNC12	I/O	Transmit Sync for Framer 12.
J16	TSYNC13/NC	I/O	Transmit Sync for Framer 13. NC on Four x Three.
F18	TSYNC14/NC	I/O	Transmit Sync for Framer 14. NC on Four x Three.
C15	TSYNC15/NC	I/O	Transmit Sync for Framer 15. NC on Four x Three.
D12	TSYNC16/NC	I/O	Transmit Sync for Framer 16. NC on Four x Three.
Y16	WR*	Ι	Write Input.

2. DS21FF42 (4 X 4) PCB LAND PATTERN Figure 3-1

The diagram shown below is the pin pattern that will be placed on the target PCB. This is the same pattern that would be seen as viewed through the MCM from the top.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
А	rpos 1	rclk 1	ts sync1	tsync 4	tclk 4	dvss 1	rsync 4	rch blk 4	rneg 4	tneg 4	dvss 4	rser 16	test	rpos 16	rsig 16	tsig 16	ts sync 16	tser 16	jtdof	rpos 15
В	rsync 1	rneg 1	tpos 1	tser 1	sys clk 1	clksi	8 mclk	sys clk 4	rclk 4	tpos 4	dvdd 4	rsync 16	rneg 16	tpos 16	tneg 16	rch blk 16	rsync 15	rch blk 15	tpos 15	tsig 15
С	rser 1	rch blk 1	tneg 1	tsig 1	tclk 3	rser 3	dvdd 1	rser4	rpos 4	tsig 4	tclk 16	rclk 16	ts sync 13	sys clk 16	tsync 15	rser 15	rsig 15	rclk 15	tneg 15	meg 15
D	tclk 1	dvdd 1	rsig 1	rsig 3	dvss 1	rsync 3	tser 4	rsig4	rneg 3	rclk 3	tneg 13	tsync 16	tser 13	rclk 13	rpos 13	rch blk 13	dvdd 4	tser 15	dvss 4	ts sync 15
Е	tser 2	sys clk 2	tsync 1	dvdd 1	sys clk 3	rch blk 3	tsync 3	ts sync 4	dvss 1	jtdi	tsig 13	tpos 13	sys clk 13	rneg 13	rsig 13	rser 13	tclk 15	rd*	cs4*	sys clk 15
F	tsig 2	ts sync 2	tser 3	tsync 2	tneg 3	-										dvdd 4	tser 14	tsync 14	tclk 14	rser 14
G	rsync 2	rsig 2	rch blk 2	tsig 3	ts sync 3											int*	A6	A4	A2	A0
Н	rpos 2	meg 2	rser 2	rpos 3	tclk 2											jtms	A7	A5	A3	A1
J	tneg 2	tpos 2	rclk 8	rsync 8	tpos 3											tsync 13	rsync 13	rpos 14	rsync 14	dvss 4
К	rclk 2	tclk 8	dvdd 2	dvss 2	rsig 8											tclk 13	jtrst*	tneg 14	rsig 14	rch blk 14
L	tneg 5	tpos 5	tsig 5	ts sync 5	tser 5											dvdd 3	D6	D4	D2	D0
М	rpos 5	meg 5	rclk 5	sys clk 5	tsync 8											tser 9	D7	D5	D3	D1
Ν	rch blk 5	rsig 5	rsync 5	rser 8	rch blk 8											tsync 12	rclk 12	sys clk 14	tpos 14	meg 14
Р	rser 5	dvdd 2	meg 8	rpos 8	tneg 8											tclk 12	mux	rsync 12	tsig 14	rclk 14
R	tclk 5	tsync 5	tpos 8	ts sync 8	tsig 8											dvss 3	sys clk 12	tsig 12	rpos 12	ts sync 14
Т	tser 6	sys clk 6	tser 8	sys clk 9	tsync 7	tclk 7	rser 7	cs1*	rclk 9	rpos 9	rsync 9	dvdd 3	tsync 9	tpos 9	ts sync 9	rser 12	jtdot	tclk 11	tneg 12	meg 12
U	ts sync 6	tsig 6	dvss 2	dvss 3	rsync 7	rch blk 7	dvdd 2	dvss 2	rneg 9	rsig 9	rser 9	sys clk 11	tclk 9	tneg 9	tsig 9	tsync 11	rch blk 12	tsig 11	tssyn c 12	rsig 12
V	rclk 6	tneg 6	meg 6	rsig 6	rpos 7	rsig 7	meg 7	tneg 7	tsig 7	tsig 10	rpos 10	tneg 10	rsync 10	jtclk	rsync 11	rser 11	rch blk 11	tpos 11	dvdd 3	tpos 12
W	tpos 6	rpos 6	sys clk 8	rser 6	tsync 6	rclk 7	tpos 7	ts sync 10	tser 10	rclk 10	rneg 10	rch blk 10	tsync 10	fs1	bts	tser 11	meg 11	tneg 11	rsig 11	tser 12
Y	rch blk 6	rsync 6	tclk 6	cs2*	sys clk 7	tser 7	ts sync 7	rch blk 9	sys clk 10	tpos 10	rsig 10	rser 10	tclk 10	fs0	cs3*	WI*	ts sync 11	rclk 11	rpos 11	dvss 3

3. DS21FT42 (4 X 3) PCB LAND PATTERN Figure 4-1

The diagram shown below is the lead pattern that will be placed on the target PCB. This is the same pattern that would be seen as viewed through the MCM from the top.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
Α	rpos 1	rclk 1	ts sync1	tsync 4	tclk 4	dvss 1	rsync 4	rch blk 4	rneg 4	tneg 4	nc	nc	test	ns	ns	nc	nc	nc	nc	nc
В	rsync 1	meg 1	tpos 1	tser 1	sys clk 1	clksi	8 mclk	sys clk 4	rclk 4	tpos 4	nc	nc	nc	nc	nc	nc	nc	nc	nc	nc
С	rser 1	rch blk 1	tneg 1	tsig 1	tclk 3	rser 3	dvdd 1	rser4	rpos 4	tsig 4	nc	nc	nc	nc	ns	nc	nc	nc	nc	nc
D	tclk 1	dvdd 1	rsig 1	rsig 3	dvss 1	rsync 3	tser 4	rsig4	rneg 3	rclk 3	nc	nc	nc	nc	nc	nc	nc	nc	nc	nc
E	tser 2	sys clk 2	tsync 1	dvdd 1	sys clk 3	rch blk 3	tsync 3	ts sync 4	dvss 1	jtdi	nc	nc	nc	nc	nc	nc	nc	rd*	nc	nc
F	tsig 2	ts sync 2	tser 3	tsync 2	tneg 3											nc	nc	nc	nc	nc
G	rsync 2	rsig 2	rch blk 2	tsig 3	ts sync 3											int*	A6	A4	A2	AO
Н	rpos 2	rneg 2	rser 2	rpos 3	tclk 2											jtms	A7	A5	A3	A1
J	tneg 2	tpos 2	rclk 8	rsync 8	tpos 3											nc	nc	nc	nc	nc
К	rclk 2	tclk 8	dvdd 2	dvss 2	rsig 8											nc	jtrst*	nc	nc	nc
L	tneg 5	tpos 5	tsig 5	ts sync 5	tser 5											dvdd 3	D6	D4	D2	D0
М	rpos 5	meg 5	rclk 5	sys clk 5	tsync 8											tser 9	D7	D5	D3	D1
Ν	rch blk 5	rsig 5	rsync 5	rser 8	rch blk 8											tsync 12	rclk 12	nc	nc	nc
Р	rser 5	dvdd 2	meg 8	rpos 8	tneg 8											tclk 12	mux	rsync 12	nc	nc
R	tclk 5	tsync 5	tpos 8	ts sync 8	tsig 8											dvss 3	sys clk 12	tsig 12	rpos 12	nc
Т	tser 6	sys clk 6	tser 8	sys clk 9	tsync 7	tclk 7	rser 7	cs1*	rclk 9	rpos 9	rsync 9	dvdd 3	tsync 9	tpos 9	ts sync 9	rser 12	jtdot	tclk 11	tneg 12	meg 12
U	ts sync 6	tsig 6	dvss 2	dvss 3	rsync 7	rch blk 7	dvdd 2	dvss 2	rneg 9	rsig 9	rser 9	sys clk 11	tclk 9	tneg 9	tsig 9	tsync 11	rch blk 12	tsig 11	tssyn c 12	rsig 12
V	rclk 6	tneg 6	meg 6	rsig 6	rpos 7	rsig 7	meg 7	tneg 7	tsig 7	tsig 10	rpos 10	tneg 10	rsync 10	jtclk	rsync 11	rser 11	rch blk 11	tpos 11	dvdd 3	tpos 12
W	tpos 6	rpos 6	sys clk 8	rser 6	tsync 6	rclk 7	tpos 7	ts sync 10	tser 10	rclk 10	rneg 10	rch blk 10	tsync 10	fs1	bts	tser 11	meg 11	tneg 11	rsig 11	tser 12
Y	rch blk 6	rsync 6	tclk 6	cs2*	sys clk 7	tser 7	ts sync 7	rch blk 9	sys clk 10	tpos 10	rsig 10	rser 10	tclk 10	fs0	cs3*	wr*	ts sync 11	rclk 11	rpos 11	dvss 3

4. DS21Q42 FEATURES


- Four T1 DS1/ISDN–PRI/J1 framing transceivers
- All four framers are fully independent
- Each of the four framers contain dual twoframe elastic store slip buffers that can connect to asynchronous backplanes up to 8.192 MHz
- 8-bit parallel control port that can be used directly on either multiplexed or nonmultiplexed buses (Intel or Motorola)
- Programmable output clocks for Fractional T1
- Fully independent transmit and receive functionality
- Integral HDLC controller with 64-byte buffers. Configurable for FDL or DS0 operation
- Generates and detects in-band loop codes from 1 to 8 bits in length including CSU loop codes
- Pin compatible with DS21Q44 E1 Enhanced Quad E1 Framer
- 3.3V supply with 5V tolerant I/O; low power CMOS
- Available in 128--pin TQFP package
- IEEE 1149.1 support

DESCRIPTION

The DS21Q42 is an enhanced version of the DS21Q41B Quad T1 Framer. The DS21Q42 contains four framers that are configured and read through a common microprocessor compatible parallel port. Each framer consists of a receive framer, receive elastic store, transmit formatter and transmit elastic store. All four framers in the DS21Q42 are totally independent, they do not share a common framing synchronizer. Also the transmit and receive sides of each framer are totally independent. The dual two-frame elastic stores contained in each of the four framers can be independently enabled and disabled as required. The device fully meets all of the latest T1 specifications including ANSI T1.403–1995, ANSI T1.231–1993, AT&T TR 62411 (12–90), AT&T TR54016, and ITU G.704 and G.706.

5. DS21Q42 INTRODUCTION

The DS21Q42 is a superset version of the popular DS21Q41 Quad T1 framer offering the new features listed below. All of the original features of the DS21Q41 have been retained and software created for the original device is transferable to the DS21Q42.



NEW FEATURES

- Additional hardware signaling capability including:
 - Receive signaling re-insertion to a backplane multiframe sync
 - Availability of signaling in a separate PCM data stream
 - Signaling freezing
 - Interrupt generated on change of signaling data
- Full HDLC controller with 64–byte buffers in both transmit and receive paths. Configurable for FDL or DS0 access
- Per-channel code insertion in both transmit and receive paths
- Ability to monitor one DS0 channel in both the transmit and receive paths
- RCL, RLOS, RRA, and RAIS alarms now interrupt on change of state
- Detects AIS-CI
- 8.192 MHz clock synthesizer
- Per–channel loopback
- Ability to calculate and check CRC6 according to the Japanese standard
- Ability to pass the F–Bit position through the elastic stores in the 2.048 MHz backplane mode
- IEEE 1149.1 support

FEATURES

- Four T1 DS1/ISDN–PRI/J1 framing transceivers
- All four framers are fully independent
- Frames to D4, ESF, and SLC–96 R formats
- Each of the four framers contain dual two-frame elastic store slip buffers that can connect to asynchronous backplanes up to 8.192 MHz
- 8-bit parallel control port that can be used directly on either multiplexed or non-multiplexed buses (Intel or Motorola)
- Extracts and inserts robbed bit signaling
- Detects and generates yellow (RAI) and blue (AIS) alarms
- Programmable output clocks for Fractional T1
- Fully independent transmit and receive functionality
- Generates and detects in-band loop codes from 1 to 8 bits in length including CSU loop codes
- Contains ANSI one's density monitor and enforcer
- Large path and line error counters including BPV, CV, CRC6, and framing bit errors
- Pin compatible with DS21Q44 E1 Enhanced Quad E1 Framer
- 3.3V supply with 5V tolerant I/O; low power CMOS
- Available in 128–pin TQFP package

FUNCTIONAL DESCRIPTION

The receive side framer locates D4 (SLC–96) or ESF multiframe boundaries as well as detects incoming alarms including, carrier loss, loss of synchronization, blue (AIS) and yellow alarms. If needed, the receive side elastic store can be enabled in order to absorb the phase and frequency differences between the recovered T1 data stream and an asynchronous backplane clock which is provided at the RSYSCLK input. The clock applied at the RSYSCLK input can be either a 2.048 MHz clock or a 1.544 MHz clock. The RSYSCLK can be a burst clock with speeds up to 8.192 MHz.


The transmit side of the DS21Q42 is totally independent from the receive side in both the clock requirements and characteristics. Data off of a backplane can be passed through a transmit side elastic store if necessary. The transmit formatter will provide the necessary frame/multiframe data overhead for T1 transmission.

READER'S NOTE:

This data sheet assumes a particular nomenclature of the T1 operating environment. In each 125 us frame, there are 24 8-bit channels plus a framing bit. It is assumed that the framing bit is sent first followed by channel 1. Each channel is made up of 8 bits which are numbered 1 to 8. Bit number 1 is the MSB and is transmitted first. Bit number 8 is the LSB and is transmitted last. Throughout this data sheet, the following abbreviations will be used:

D4	Superframe (12 frames per multiframe) Multiframe Structure
SLC-96	Subscriber Loop Carrier – 96 Channels (SLC–96 is an AT&T registered trademark)
ESF	Extended Superframe (24 frames per multiframe) Multiframe Structure
B8ZS	Bipolar with 8 Zero Substitution
CRC	Cyclical Redundancy Check
Ft	Terminal Framing Pattern in D4
Fs	Signaling Framing Pattern in D4
FPS	Framing Pattern in ESF
MF	Multiframe
BOC	Bit Oriented Code
HDLC	High Level Data Link Control
FDL	Facility Data Link

DS21Q42 ENHANCED QUAD T1 FRAMER Figure 5-1



1. Alternate pin functions. Consult data sheet for restrictions.

6. DS21Q42 PIN FUNCTION DESCRIPTION

This section describes the signals on the DS21Q42 die. Signals that are not bonded out or have limited functionality in the DS21FT42 and DS21FF42 are noted in italics.

TRANSMIT SIDE PINS

Signal Name:	TCLK
Signal Description:	Transmit Clock
Signal Type:	Input
A 1.544 MHz primary	clock. Used to clock data through the transmit side formatter.

Signal Name:	TSER
Signal Description:	Transmit Serial Data
Signal Type:	Input
Transmit NRZ serial d	ata. Sampled on the falling edge of TCLK when the transmit side elastic store is
disabled. Sampled on the falling edge of TSYSCLK when the transmit side elastic store is enabled.	

Signal Name:	TCHCLK
Signal Description:	Transmit Channel Clock
Signal Type:	Output

A 192 kHz clock which pulses high during the LSB of each channel. Synchronous with TCLK when the transmit side elastic store is disabled. Synchronous with TSYSCLK when the transmit side elastic store is enabled. Useful for parallel to serial conversion of channel data. This function is available when FMS = 1 (DS21Q41 emulation). *This signal is not bonded out in the DS21FF42/DS21FT42*.

Signal Name:TCHBLKSignal Description:Transmit Channel BlockSignal Type:Output

A user programmable output that can be forced high or low during any of the 24 T1 channels. Synchronous with TCLK when the transmit side elastic store is disabled. Synchronous with TSYSCLK when the transmit side elastic store is enabled. Useful for blocking clocks to a serial UART or LAPD controller in applications where not all T1 channels are used such as Fractional T1, 384 Kbps service, 768 Kbps or ISDN–PRI . Also useful for locating individual channels in drop–and–insert applications, for external per–channel loopback, and for per–channel conditioning. See Section 16 for details. *This signal is not bonded out in the DS21FF42/DS21FT42*.

Signal Name:	TSYSCLK
Signal Description:	Transmit System Clock
Signal Type:	Input

1.544 MHz or 2.048 MHz clock. Only used when the transmit side elastic store function is enabled. Should be tied low in applications that do not use the transmit side elastic store. Can be burst at rates up to 8.192 MHz. *This pin is tied to the RSYSCLK signal in the DS21FF42/DS21FT42*.

Signal Name:	TLCLK
Signal Description:	Transmit Link Clock
Signal Type:	Output
4 kHz or 2 kHz (ZBTS	I) demand clock for the TLINK input. See Section 19 for details. This signal is
not bonded out in the D	S21FF42/DS21FT42.

Signal Name:TLINKSignal Description:Transmit Link DataSignal Type:Input

If enabled via TCR1.2, this pin will be sampled on the falling edge of TCLK for data insertion into either the FDL stream (ESF) or the Fs–bit position (D4) or the Z–bit position (ZBTSI). See Section 19 for details. *This signal is not bonded out in the DS21FF42/DS21FT42*.

Signal Name:	TSYNC
Signal Description:	Transmit Sync
Signal Type:	Input /Output

A pulse at this pin will establish either frame or multiframe boundaries for the transmit side. Via TCR2.2, the DS21Q42 can be programmed to output either a frame or multiframe pulse at this pin. If this pin is set to output pulses at frame boundaries, it can also be set via TCR2.4 to output double–wide pulses at signaling frames. See Section 24 for details.

Signal Name:	TSSYNC
Signal Description:	Transmit System Sync
Signal Type:	Input
Only used when the tr	ansmit side elastic store is e

Only used when the transmit side elastic store is enabled. A pulse at this pin will establish either frame or multiframe boundaries for the transmit side. Should be tied low in applications that do not use the transmit side elastic store.

Signal Name:	TSIG
Signal Description:	Transmit Signaling Input
Signal Type:	Input
When enabled this	input will sample signaling hits

When enabled, this input will sample signaling bits for insertion into outgoing PCM T1 data stream. Sampled on the falling edge of TCLK when the transmit side elastic store is disabled. Sampled on the falling edge of TSYSCLK when the transmit side elastic store is enabled. This function is available when FMS = 0. *FMS is tied to ground for the DS21FF42/DS21FT42*.

Signal Name:	TPOS	
Signal Description:	Transmit Positive Data Output	
Signal Type:	Output	
Updated on the rising	edge of TCLK with the bipolar data out of the transmit side formatter.	Can be
programmed to source NRZ data via the Output Data Format (CCR1.6) control bit.		

Signal Name:	TNEG	
Signal Description:	Transmit Negative Data Output	
Signal Type:	Output	
Updated on the rising edge of TCLK with the bipolar data out of the transmit side formatter.		

RECEIVE SIDE PINS

Signal Name:	RLINK
Signal Description:	Receive Link Data
Signal Type:	Output
Updated with either FI	DL data (ESF) or Fs bits (D4) or Z bits (ZBTSI) one RCLK before the start of a
frame. See Section 24	for details. This signal is not bonded out in the DS21FF42/DS21FT42.

Signal Name:RLCLKSignal Description:Receive Link ClockSignal Type:OutputA 4 kHz or 2 kHz (ZBTSI) clock for the RLINK output. This signal is not bonded out in theDS21FF42/DS21FT42.

Signal Name:RCHCLKSignal Description:Receive Channel ClockSignal Type:Output

A 192 kHz clock which pulses high during the LSB of each channel. Synchronous with RCLK when the receive side elastic store is disabled. Synchronous with RSYSCLK when the receive side elastic store is enabled. Useful for parallel to serial conversion of channel data. This function is available when FMS = 1 (DS21Q41 emulation). *This signal is not bonded out in the DS21FF42/DS21FT42*.

Signal Name:RCHBLKSignal Description:Receive Channel BlockSignal Type:Output

A user programmable output that can be forced high or low during any of the 24 T1 channels. Synchronous with RCLK when the receive side elastic store is disabled. Synchronous with RSYSCLK when the receive side elastic store is enabled. Useful for blocking clocks to a serial UART or LAPD controller in applications where not all T1 channels are used such as Fractional T1, 384K bps service, 768K bps, or ISDN–PRI. Also useful for locating individual channels in drop–and–insert applications, for external per–channel loopback, and for per–channel conditioning. See Section 16 for details.

Signal Name:	RSER	
Signal Description:	Receive Serial Data	
Signal Type:	Output	
Received NRZ serial	data. Updated on rising edges of RCLK when the receive side elastic store is	
disabled. Updated on the rising edges of RSYSCLK when the receive side elastic store is enabled.		

Signal Name:	RSYNC
Signal Description:	Receive Sync
Signal Type:	Input /Output

An extracted pulse, one RCLK wide, is output at this pin which identifies either frame (RCR2.4 = 0) or multiframe (RCR2.4 = 1) boundaries. If set to output frame boundaries then via RCR2.5, RSYNC can also be set to output double–wide pulses on signaling frames. If the receive side elastic store is enabled via CCR1.2, then this pin can be enabled to be an input via RCR2.3 at which a frame or multiframe boundary pulse is applied. See Section 24 for details.

Signal Name:	RFSYNC
Signal Description:	Receive Frame Sync
Signal Type:	Output
An autroated & LUZ n	ulca on DCLV wide is a

An extracted 8 kHz pulse, one RCLK wide, is output at this pin which identifies frame boundaries. *This signal is not bonded out in the DS21FF42/DS21FT42*.

Signal Name:RMSYNCSignal Description:Receive Multiframe SyncSignal Type:Output

An extracted pulse, one RSYSCLK wide, is output at this pin which identifies multiframe boundaries. If the receive side elastic store is disabled, then this output will output multiframe boundaries associated with RCLK. This function is available when FMS = 1 (DS21Q41 emulation). *This signal is not bonded out in the DS21FF42/DS21FT42*.

Signal Name:	RSYSCLK
Signal Description:	Receive System Clock
Signal Type:	Input
1 544 MHz or 2 048 M	Hz clock Only used when

1.544 MHz or 2.048 MHz clock. Only used when the elastic store function is enabled. Should be tied low in applications that do not use the elastic store. Can be burst at rates up to 8.192 MHz. *This pin is tied to the TSYSCLK signal in the DS21FF42/DS21FT42*.

Signal Name:	RSIG	
Signal Description:	Receive Signaling Output	
Signal Type:	Output	
Outputs signaling bits in a PCM format. Updated on rising edges of RCLK when the receive side elastic		
store is disabled. Updated on the rising edges of RSYSCLK when the receive side elastic store is		
enabled. This function	is available when $FMS = 0$. FMS is tied to ground for the DS21FF42/DS21FT42.	

Signal Name:	RLOS/LOTC
Signal Description:	Receive Loss of Sync / Loss of Transmit Clock
Signal Type:	Output

A dual function output that is controlled by the CCR3.5 control bit. This pin can be programmed to either toggle high when the synchronizer is searching for the frame and multiframe or to toggle high if the TCLK pin has not been toggled for 5 usec. This function is available when FMS = 1 (DS21Q41 emulation). *This signal is not bonded out in the DS21FF42/DS21FT42*.

Signal Name:	CLKSI	
Signal Description:	8 MHz Clock Reference	
Signal Type:	Input	
A 1.544 MHz reference	clock used in the generation of 8MCLK. This fur	nction is available when FMS =

0. FMS is tied to ground for the DS21FF42/DS21FT42.

Signal Name:	8MCLK	
Signal Description:	8 MHz Clock	
Signal Type:	Output	
A 8.192 MHz output clock that is referenced to the clock that is input at the CLKSI pin. This function is		
available when FMS =	0. FMS is tied to ground for the DS21FF42/DS21FT42.	

Signal Name:RPOSSignal Description:Receive Positive Data InputSignal Type:InputSampled on the falling edge of RCLK for data to be clocked through the receive side framer. RPOS andRNEG can be tied together for an NRZ interface.Connecting RPOS to RNEG disables the bipolarviolation monitoring circuitry.

Signal Name:RNEGSignal Description:Receive Negative Data InputSignal Type:InputSampled on the falling edge of RCLK for data to be clocked through the receive side framer. RPOS andRNEG can be tied together for an NRZ interface.Connecting RPOS to RNEG disables the bipolar

Signal Name:RCLKSignal Description:Receive Clock InputSignal Type:InputClock used to clock data through the receive side framer.

PARALLEL CONTROL PORT PINS

Signal Name:INT*Signal Description:InterruptSignal Type:Output

violation monitoring circuitry.

Flags host controller during conditions and change of conditions defined in the Status Registers 1 and 2 and the HDLC Status Register. Active low, open drain output.

Signal Name:FMSSignal Description:Framer Mode SelectSignal Type:InputSet low to select DS21Q42 feature set.Set high to select DS21Q41 emulation.FMS is tied to ground forthe DS21FF42/DS21FT42.

Signal Name:MUXSignal Description:Bus OperationSignal Type:InputSet low to select non-multiplexed bus operation.Set high to select multiplexed bus operation.

Signal Name:	D0 to D7/ AD0 to AD7	
Signal Description:	Data Bus or Address/Data Bus	
Signal Type:	Input /Output	
In non-multiplexed bus operation ($MUX = 0$), serves as the data bus. In multiplexed bus operation		
(MUX = 1), serves as a 8-bit multiplexed address / data bus.		

Signal Name:	A0 to A5, A7	
Signal Description:	Address Bus	
Signal Type:	Input	
In non-multiplexed bus operation ($MUX = 0$), serves as the address bus. In multiplexed bus operation		
(MUX = 1), these pins are not used and should be tied low.		

Signal Name:	ALE(AS)/A6	
Signal Description:	A6 or Address Latch Enable (Address Strobe)	
Signal Type:	Input	
In non-multiplexed bus operation ($MUX = 0$), serves as address Bit 6. In multiplexed bus operation		
(MUX = 1), serves to demultiplex the bus on a positive–going edge.		

Signal Name:	BTS
Signal Description:	Bus Type Select
Signal Type:	Input
Strap high to select M	otorola bus timing; strap low to select Intel bus timing. This pin controls th
function of the RD*(D	S^*) ALE(AS) and WP*(P/W*) pins. If $PTS = 1$ then these pins assume the

Strap high to select Motorola bus timing; strap low to select Intel bus timing. This pin controls the function of the RD*(DS*), ALE(AS), and WR*(R/W*) pins. If BTS = 1, then these pins assume the function listed in parenthesis ().

Signal Name:RD*(DS*)Signal Description:Read Input (Data Strobe)Signal Type:InputRD* and DS* are active low signals.Note: DS is active high when MUX=1.Refer to bus timing diagrams in section 25.

Signal Name:FS0 AND FS1Signal Description:Framer SelectsSignal Type:InputSelects which of the four framers to be accessed.

Signal Name:CS*Signal Description:Chip SelectSignal Type:InputMust be low to read or write to the device.CS* is an active low signal.

Signal Name:WR*(R/W*)Signal Description:Write Input(Read/Write)Signal Type:InputWR* is an active low signal.

TEST ACCESS PORT PINS

Signal Name:TESTSignal Description:3-State ControlSignal Type:Input

Set high to 3-state all output and I/O pins (including the parallel control port) when FMS = 1 or when FMS = 0 and JTRST* is tied low. Set low for normal operation. Ignored when FMS = 0 and JTRST* = 1. Useful in board level testing. *FMS is tied to ground for the DS21FF42/DS21FT42*.

Signal Name:	JTRST*
Signal Description:	IEEE 1149.1 Test Reset
Signal Type:	Input

This signal is used to asynchronously reset the test access port controller. At power up, JTRST* must be set low and then high. This action will set the device into the DEVICE ID mode allowing normal device operation. If boundary scan is not used and FMS = 0, this pin should be held low. This function is available when FMS = 0. When FMS=1, this pin is held LOW internally. This pin is pulled up internally by a 10K ohm resistor. *FMS is tied to ground for the DS21FF42/DS21FT42*.

Signal Name:	JTMS
Signal Description:	IEEE 1149.1 Test Mode Select
Signal Type:	Input

This pin is sampled on the rising edge of JTCLK and is used to place the test port into the various defined IEEE 1149.1 states. This pin is pulled up internally by a 10K ohm resistor. If not used, this pin should be left unconnected. This function is available when FMS = 0. *FMS is tied to ground for the* DS21FF42/DS21FT42.

Signal Name:	JTCLK
Signal Description:	IEEE 1149.1 Test Clock Signal
Signal Type:	Input

This signal is used to shift data into JTDI pin on the rising edge and out of JTDO pin on the falling edge. If not used, this pin should be connected to VSS. This function is available when FMS = 0. *FMS is tied to ground for the DS21FF42/DS21FT42*.

Signal Name:	JTDI
Signal Description:	IEEE 1149.1 Test Data Input
Signal Type:	Input

Test instructions and data are clocked into this pin on the rising edge of JTCLK. This pin is pulled up internally by a 10K ohm resistor. If not used, this pin should be left unconnected. This function is available when FMS = 0. *FMS is tied to ground for the* DS21FF42/DS21FT42.

Signal Name:	JTDO
Signal Description:	IEEE 1149.1 Test Data Output
Signal Type:	Output

Test instructions and data are clocked out of this pin on the falling edge of JTCLK. If not used, this pin should be left unconnected. This function is available when FMS = 0. *FMS is tied to ground for the* DS21FF42/DS21FT42.

SUPPLY PINS

Signal Name:	VDD
Signal Description:	Positive Supply
Signal Type:	Supply
2.97 to 3.63 volts.	

Signal Name:VSSSignal Description:Signal GroundSignal Type:Supply0.0 volts.Supply

7. DS21Q42 REGISTER MAP

REGISTER MAP SORTED BY ADDRESS Table 7-1

ADDRESS	R/W	REGISTER NAME	REGISTER ABBREVIATION
00	R/W	HDLC Control	HCR
01	R/W	HDLC Status	HSR
02	R/W	HDLC Interrupt Mask	HIMR
03	R/W	Receive HDLC Information	RHIR
04	R/W	Receive Bit Oriented Code	RBOC
05	R	Receive HDLC FIFO	RHFR
06	R/W	Transmit HDLC Information	THIR
07	R/W	Transmit Bit Oriented Code	TBOC
08	W	Transmit HDLC FIFO	THFR
09	_	Not used	(set to 00H)
0A	R/W	Common Control 7	CCR7
0B	_	Not used	(set to 00H)
0C	_	Not used	(set to 00H)
0D	_	Not used	(set to 00H)
0E	_	Not used	(set to 00H)
0F	R	Device ID	IDR
10	R/W	Receive Information 3	RIR3
11	R/W	Common Control 4	CCR4
12	R/W	In–Band Code Control	IBCC
13	R/W	Transmit Code Definition	TCD
14	R/W	Receive Up Code Definition RUPCD	
15	R/W	Receive Down Code Definition RDNCD	
16	R/W	Transmit Channel Control 1	TCC1
17	R/W	Transmit Channel Control 2	TCC2
18	R/W	Transmit Channel Control 3	TCC3
19	R/W	Common Control 5	CCR5
1A	R	Transmit DS0 Monitor	TDS0M
1B	R/W	Receive Channel Control 1	RCC1
1C	R/W	Receive Channel Control 2	RCC2
1D	R/W	Receive Channel Control 3	RCC3
1E	R/W	Common Control 6	CCR6
1F	R	Receive DS0 Monitor	RDS0M
20	R/W	Status 1	SR1
21	R/W	Status 2	SR2
22	R/W	Receive Information 1	RIR1
23	R	Line Code Violation Count 1 LCVCR1	

			DS21F142/DS21FF42
ADDRESS	R/W	REGISTER NAME	REGISTER ABBREVIATION
24	R	Line Code Violation Count 2	CVCR2
25	R	Path Code Violation Count 1	PCVCR1
26	R	Path Code violation Count 2	PCVCR2
27	R	Multiframe Out of Sync Count 2	MOSCR2
28	R	Receive FDL Register	RFDL
29	R/W	Receive FDL Match 1	RMTCH1
2A	R/W	Receive FDL Match 2	RMTCH2
2B	R/W	Receive Control 1	RCR1
2C	R/W	Receive Control 2	RCR2
2D	R/W	Receive Mark 1	RMR1
2E	R/W	Receive Mark 2	RMR2
2F	R/W	Receive Mark 3	RMR3
30	R/W	Common Control 3	CCR3
31	R/W	Receive Information 2	RIR2
32	R/W	Transmit Channel Blocking 1	TCBR1
33	R/W	Transmit Channel blocking 2	TCBR2
34	R/W	Transmit Channel Blocking 3	TCBR3
35	R/W	Transmit Control 1	TCR1
36	R/W	Transmit Control 2	TCR2
37	R/W	Common Control 1	CCR1
38	R/W	Common Control 2	CCR2
39	R/W	Transmit Transparency 1	TTR1
3A	R/W	Transmit Transparency 2	TTR2
3B	R/W	Transmit Transparency 3	TTR3
3C	R/W	Transmit Idle 1	TIR1
3D	R/W	Transmit Idle 2	TIR2
3E	R/W	Transmit Idle 3	TIR3
3F	R/W	Transmit Idle Definition	TIDR
40	R/W	Transmit Channel 9	ТС9
41	R/W	Transmit Channel 10	TC10
42	R/W	Transmit Channel 11	TC11
43	R/W	Transmit Channel 12	TC12
44	R/W	Transmit Channel 13	TC13
45	R/W	Transmit Channel 14	TC14
46	R/W	Transmit Channel 15	TC15
47	R/W	Transmit Channel 16	TC16
48	R/W	Transmit Channel 17	TC17
49	R/W	Transmit Channel 18	TC18
4A	R/W	Transmit Channel 19	TC19
4B	R/W	Transmit Channel 20	TC20
4C	R/W	Transmit Channel 21	TC21
4D	R/W	Transmit Channel 22	TC22
4E	R/W	Transmit Channel 23	TC23
4F	R/W	Transmit Channel 24	TC24
-11	17/ 11		1047

			DS21F142/DS21FF42
ADDRESS	R/W	REGISTER NAME	REGISTER ABBREVIATION
50	R/W	Transmit Channel 1	TC1
51	R/W	Transmit Channel 2	TC2
52	R/W	Transmit Channel 3	TC3
53	R/W	Transmit Channel 4	TC4
54	R/W	Transmit Channel 5	TC5
55	R/W	Transmit Channel 6	TC6
56	R/W	Transmit Channel 7	TC7
57	R/W	Transmit Channel 8	TC8
58	R/W	Receive Channel 17	RC17
59	R/W	Receive Channel 18	RC18
5A	R/W	Receive Channel 19	RC19
5B	R/W	Receive Channel 20	RC20
5C	R/W	Receive Channel 21	RC21
5D	R/W	Receive Channel 22	RC22
5E	R/W	Receive Channel 23	RC23
5E 5F	R/W	Receive Channel 24	RC24
60	R	Receive Signaling 1	RS1
61	R	Receive Signaling 2	RS2
62	R	Receive Signaling 3	RS3
63	R	Receive Signaling 4	RS4
64	R	Receive Signaling 5	RS5
65	R	Receive Signaling 6	RS6
66	R	Receive Signaling 7	RS7
67	R	Receive Signaling 8	RS8
68	R	Receive Signaling 9	RS9
69	R	Receive Signaling 10	RS10
6A	R	Receive Signaling 10 Receive Signaling 11	RS10
6B	R	Receive Signaling 12	RS11 RS12
6C	R/W	Receive Channel Blocking 1	RCBR1
6D	R/W	Receive Channel Blocking 2	RCBR1
6E	R/W	Receive Channel Blocking 2	RCBR2 RCBR3
6F	R/W	Interrupt Mask 2	IMR2
70	R/W	Transmit Signaling 1	TS1
70	R/W	Transmit Signaling 2	
71 72	R/W		TS3
72 73		Transmit Signaling 3	
	R/W	Transmit Signaling 4	TS4
74	R/W	Transmit Signaling 5	TS5
75	R/W	Transmit Signaling 6	TS6
76	R/W	Transmit Signaling 7	TS7
77	R/W	Transmit Signaling 8	TS8
78	R/W	Transmit Signaling 9	TS9
79	R/W	Transmit Signaling 10	TS10
7A	R/W	Transmit Signaling 11	TS11
7B	R/W	Transmit Signaling 12	TS12

			DS21F142/DS21FF42
ADDRESS	R/W	REGISTER NAME	REGISTER ABBREVIATION
7C	_	Not used	(set to 00H)
7D	R/W	Test 1	TEST1 (set to 00h)
7E	R/W	Transmit FDL Register	TFDL
7F	R/W	Interrupt Mask Register 1	IMR1
80	R/W	Receive Channel 1	RC1
81	R/W	Receive Channel 2	RC2
82	R/W	Receive Channel 3	RC3
83	R/W	Receive Channel 4	RC4
84	R/W	Receive Channel 5	RC5
85	R/W	Receive Channel 6	RC6
86	R/W	Receive Channel 7	RC7
87	R/W	Receive Channel 8	RC8
88	R/W	Receive Channel 9	RC9
89	R/W	Receive Channel 10	RC10
8A	R/W	Receive Channel 11	RC11
8B	R/W	Receive Channel 12	RC12
8C	R/W	Receive Channel 13	RC13
8D	R/W	Receive Channel 14	RC14
8E	R/W	Receive Channel 15	RC15
8F	R/W	Receive Channel 16	RC16
90	R/W	Receive HDLC DS0 Control Register 1	RDC1
91	R/W	Receive HDLC DS0 Control Register 2	RDC2
92	R/W	Transmit HDLC DS0 Control Register 1	TDC1
93	R/W	Transmit HDLC DS0 Control Register 2	TDC2
94	R/W	Interleave Bus Operation Register	IBO
95	_	Not used	(set to 00H)
96	R/W	Test 2	TEST2 (set to 00h)
97	_	Not used	(set to 00H)
98	_	Not used	(set to 00H)
99	_	Not used	(set to 00H)
9A	_	Not used	(set to 00H)
9B	_	Not used	(set to 00H)
9C	_	Not used	(set to 00H)
9D	_	Not used	(set to 00H)
9E	_	Not used	(set to 00H)
9F	_	Not used	(set to 00H)

NOTES:

- 1. Test Registers 1 and 2 are used only by the factory; these registers must be cleared (set to all zeros) on power– up initialization to insure proper operation.
- 2. Register banks AxH, BxH, CxH, DxH, ExH, and FxH are not accessible.

8. PARALLEL PORT

The DS21Q42 is controlled via either a nonmultiplexed (MUX = 0) or a multiplexed (MUX = 1) bus by an external microcontroller or microprocessor. The DS21Q42 can operate with either Intel or Motorola bus timing configurations. If the BTS pin is tied low, Intel timing will be selected; if tied high, Motorola timing will be selected. All Motorola bus signals are listed in parenthesis (). See the timing diagrams in the A.C. Electrical Characteristics in Section 25 for more details.

9. CONTROL, ID AND TEST REGISTERS

The operation of each framer within the DS21Q42 is configured via a set of eleven control registers. Typically, the control registers are only accessed when the system is first powered up. Once a channel in the DS21Q42 has been initialized, the control registers will only need to be accessed when there is a change in the system configuration. There are two Receive Control Register (RCR1 and RCR2), two Transmit Control Registers (TCR1 and TCR2), and seven Common Control Registers (CCR1 to CCR7). Each of the eleven registers are described in this section. There is a device Identification Register (IDR) at address 0Fh. The MSB of this read–only register is fixed to a zero indicating that the DS21Q42 is present. The E1 pin–for–pin compatible version of the DS21Q42 is the DS21Q44 and it also has an ID register at address 0Fh and the user can read the MSB to determine which chip is present since in the DS21Q42 the MSB will be set to a zero and in the DS21Q44 it will be set to a one. The lower four bits of the IDR are used to display the die revision of the chip.

POWER-UP SEQUENCE

The DS21Q42 does not automatically clear its register space on power–up. After the supplies are stable, each of the four framer's register space should be configured for operation by writing to all of the internal registers. This includes setting the Test and all unused registers to 00Hex.

This can be accomplished using a two-pass approach on each framer within the DS21Q42.

- 1. Clear framer's register space by writing 00H to the addresses 00H through 09FH.
- 2. Program required registers to achieve desired operating mode.

NOTE:

When emulating the DS21Q41 feature set (FMS = 1), the full address space (00H through 09FH) must be initialized. DS21Q41 emulation requires address pin A7 to be used. *FMS is tied to ground for the* DS21FF42/DS21FT42.

Finally, after the TSYSCLK and RSYSCLK inputs are stable, the ESR bit should be toggled from a zero to a one (this step can be skipped if the elastic stores are disabled).

IDR: DEVICE IDENTIFICATION REGISTER (Address=0F Hex)							
(MSB)							(LSB)
T1E1	0	0	0	ID3	ID2	ID1	ID0
SYMBC	DL PO	DSITION	NAME AN	D DESCRI	PTION		
T1E1		IDR.7	T1 or E1 Chip Determination Bit. 0=T1 chip 1=E1 chip				
ID3		IDR.3	Chip Revision Bit 3. MSB of a decimal code that represents the chip revision.				
ID2		IDR.1	Chip Revis	sion Bit 2.			
ID1		IDR.2	Chip Revis	sion Bit 1.			
ID0		IDR.0	Chip Revise the chip rev		SB of a decim	al code that re	epresents

RCR1: RECEIVE CONTROL REGISTER 1 (Address=2B Hex)

				• • • •		,			
(MSB)							(LSB)		
LCVCRF	ARC	OOF1	OOF2	SYNCC	SYNCT	SYNCE	RESYNC		
SYMBO)L I	POSITION	NAME A	ND DESCRI	PTION				
LCVCR	8F	RCR1.7	Line Code Violation Count Register Function Select. 0 = do not count excessive zeros 1 = count excessive zeros						
ARC		RCR1.6	Auto Res 0 = Resyr	ync Criteria. ac on OOF or	RCL event				
OOF1		RCR1.5	1 = Resync on OOF only Out Of Frame Select 1. 0 = 2/4 frame bits in error						
OOF2		RCR1.4	1 = 2/5 frame bits in error Out Of Frame Select 2. 0 = follow RCR1.5 1 = 2/6 frame bits in error						
SYNC	С	RCR1.3	Sync Criteria. In D4 Framing Mode. 0 = search for Ft pattern, then search for Fs pattern 1 = cross couple Ft and Fs pattern In ESF Framing Mode. 0 = search for FPS pattern only						
SYNC	Т	RCR1.2	 1 = search for FPS and verify with CRC6 Sync Time. 0 = qualify 10 bits 1 = qualify 24 bits 						

SYNCE	RCR1.1	Sync Enable.
		0 = auto resync enabled
		1 = auto resync disabled
RESYNC	RCR1.0	Resync. When toggled from low to high, a resynchronization
		of the receive side framer is initiated. Must be cleared and
		set again for a subsequent resync.

RCR2: RECEIVE CONTROL REGISTER 2 (Address=2C Hex)

(MSB)							(LSB)	
RCS	RZBTSI	RSDW	RSM	RSIO	RD4YM	FSBE	MOSCRF	
SYMBO	DL P	OSITION	NAME A	ND DESCR	IPTION			
RCS		RCR2.7	0 = idle co	ode (7F Hex)				
RZBTS	SI	RCR2.6	Receive S	Side ZBTSI I I disabled	de (1E/0B/0B/ Enable.	/1E/9E/8B/8	B/9E Hex)	
RSDW	I	RCR2.5	RSYNC I when RCI	Double–Wid R2.4 = 1 or w	e. (note: this l hen RCR2.3 = e wide in signa	= 1)	et to zero	
RSM		RCR2.4	 1 = do pulse double wide in signaling frames RSYNC Mode Select. (A Don't Care if RSYNC is programmed as an input) 0 = frame mode (see the timing in Section 24) 					
RSIO RCR2.3			 1 = multiframe mode (see the timing in Section 24) RSYNC I/O Select. (note: this bit must be set to zero when CCR1.2 = 0) 0 = RSYNC is an output 					
RD4YN	М	RCR2.2	1 = RSYN Receive S 0 = zeros	NC is an inpu Side D4 Yello in Bit 2 of all	t (only valid if w Alarm Sel l channels	ect.	enabled)	
FSBE		RCR2.1	PCVCR	Fs–Bit Error	oosition of fran • Report Enak rors in Fs–bit j	ole.	y Ft bit	
MOSCE	₹F	RCR2.0	position Multifra 0 = count	ne Out of Sy errors in the	Fs-bit position mc Count Reg framing bit po of multiframes	gister Funct sition		

							42/03211142	
TCR1: TRA	NSMIT C	ONTROL	REGISTE	R 1 (Addre	ess=35 He	X)		
(MSB)		1	-	Γ	ſ		(LSB)	
LOTCMC	TFPT	ТСРТ	TSSE	GB7S	TFDLS	TBL	TYEL	
SYMBOI	_ PO	OSITION	NAME AN	D DESCRIP	TION			
LOTCMC		TCR1.7		ansmit Cloc				
				e transmit side				
				nput should f	all to transitio	n (see Figure	e 6-1 for	
			details).	· 1 / DOI	V CTOLV			
				switch to RCI		tops		
TEDT				to RCLK if T	1	. 1 1 \		
TFPT		TCR1.6		F–bit Pass Th		note below)		
				ourced interna	5			
TOPT				ampled at TS				
TCPT		TCR1.5		CRC Pass Th		note below)		
				CRC6 bits int	2	a E hit times		
TOOL			1 = CRC6 bits sampled at TSER during F–bit time Software Signaling Insertion Enable. (see note below)					
TSSE		TCR1.4					below)	
			0 = no signaling is inserted in any channel 1 = signaling is inserted in all channels from the TS1-TS12					
			-	-				
			registers (the TTR registers can be used to block insertion on a channel by channel basis)					
GB7S		TCR1.3		•	/	w)		
GD/S		ICKI.5		7 Stuffing. (nnala	
				ne TTR regist all zeros are t			anners	
				it 7 stuffing in			dlass of	
				R registers ar		•		
TFDLS		TCR1.2		ister Select.				
II DES	LO ICNI.2			FDL or Fs bit			egister	
				L support mo			egister	
				FDL or Fs bit		ernal HDLC/	BOC	
				or the TLINK			DOC	
TBL		TCR1.1		Blue Alarm.	-	w)		
TDL		101111		t data normal				
				t an unframed		e at TPOS at	nd TNEG	
TYEL		TCR1.0		Yellow Alarn				
		_ ••		transmit yello				
				t yellow alarn				
				J =				

NOTE:

For a description of how the bits in TCR1 affect the transmit side formatter, see Figure 24-15.

		CONTROL	REGISTE	R 2 (Addr	ess=36 He	ex)		
(MSB)			TODU		Tato		(LSB)	
TEST1	TEST0	TZBTSI	TSDW	TSM	TSIO	TD4YM	TB7ZS	
SYMBO	DL P	OSITION	NAME AN	D DESCRI	PTION			
TEST	l	TCR2.7	Test Mode	Bit 1 for Ou	ıtput Pins. S	lee Table 10–1	l.	
TEST()	TCR2.6	Test Mode	Bit 0 for Ou	itput Pins. S	ee Table 10–1		
TZBTS	SI	TCR2.5	Transmit S	Side ZBTSI	Enable.			
			0 = ZBTSI	disabled				
			1 = ZBTSI	enabled				
TSDW	T	TCR2.4	TSYNC Double-Wide. (note: this bit must be set to zero					
			when TCR2					
			0 = do not pulse double–wide in signaling frames					
			1 = do puls	e double-wic	le in signaling	g frames		
TSM		TCR2.3	TSYNC Mode Select.					
			0 = frame mode (see the timing in Section 24)					
				· ·	e the timing	in Section 24)		
TSIO		TCR2.2	TSYNC I/O Select.					
				C is an input				
				C is an output				
TD4YN	Λ	TCR2.1	Transmit Side D4 Yellow Alarm Select.					
			0 = zeros in Bit 2 of all channels					
				-	sition of fran			
TB7ZS	3	TCR2.0			ro Suppressi	ion Enable.		
			0 = no stuff					
			1 = Bit 7 fo	rce to a one i	n channels w	ith all zeros		

OUTPUT PIN TEST MODES Table 9-1

TEST 1	TEST 0	EFFECT ON OUTPUT PINS
0	0	operate normally
0	1	force all of the selected framer's output pins 3–state (excludes other framers I/O pins and parallel port pins)
1	0	force all of the selected framer's output pins low (excludes other framers I/O pins and parallel port pins)
1	1	force all of the selected framer's output pins high (excludes other framers I/O pins and parallel port pins)

(MSB)			1			1	(LSB)
TESE	ODF	RSAO	TSCLKM	RSCLKM	RESE	PLB	FLB
SYMBO	L	POSITION	NAME AN	D DESCRIP	ΓΙΟΝ		
TESE CCR1.7		Transmit I	Elastic Store I	Enable.			
				store is bypass			
ODF		CCR1.6	Output Da		a		
ODI		CCR1.0	-	data at TPOS	and TNEG		
			1	ata at TPOS; T			
RSAO		CCR1.5	Receive Sig	gnaling All O	ne's. This bi	it should not	be enable
				signaling is b	eing utilized.	See Section	14 for
			more detail	~ ·			
				obbed signalin	• 11		
				l robbed signa	•	SER to one	
TSCLKN	M	CCR1.4	TSYSCLK Mode Select.				
				SCLK is 1.544			
DOCLU		CCD1 1		SCLK is 2.048			
RSCLKN	M	CCR1.3		Mode Select			
				SCLK is 1.544			
DECE		CCR1.2		SCLK is 2.048			
RESE		CCR1.2		astic Store Er			
				store is bypass			
PLB		CCR1.1	Payload Lo		u		
FLD		CCN1.1	0 = loopbac	-			
			1 = loopbac				
FLB		CCR1.0	Framer Lo				
		00111.0	0 = loopbac				
			1 = loopbac				

CCR1: COMMON CONTROL REGISTER 1 (Address=37 Hex)

PAYLOAD LOOPBACK

When CCR1.1 is set to a one, the DS21Q42 will be forced into Payload LoopBack (PLB). Normally, this loopback is only enabled when ESF framing is being performed but can be enabled also in D4 framing applications. In a PLB situation, the DS21Q42 will loop the 192 bits of payload data (with BPVs corrected) from the receive section back to the transmit section. The FPS framing pattern, CRC6 calculation, and the FDL bits are not looped back, they are reinserted by the DS21Q42. When PLB is enabled, the following will occur:

- 1. Data will be transmitted from the TPOS and TNEG pins synchronous with RCLK instead of TCLK
- 2. All of the receive side signals will continue to operate normally
- 3. The TCHCLK and TCHBLK signals are forced low
- 4. Data at the TSER, and TSIG pins is ignored
- 5. The TLCLK signal will become synchronous with RCLK instead of TCLK

FRAMER LOOPBACK

When CCR1.0 is set to a one, the DS21Q42 will enter a Framer LoopBack (FLB) mode. This loopback is useful in testing and debugging applications. In FLB, the DS21Q42 will loop data from the transmit side back to the receive side. When FLB is enabled, the following will occur:

- 1. An unframed all one's code will be transmitted at TPOS and TNEG
- 2. Data at RPOS and RNEG will be ignored
- 3. All receive side signals will take on timing synchronous with TCLK instead of RCLK

Please note that it is not acceptable to have RCLK tied to TCLK during this loopback because this will cause an unstable condition.

CCR2: COMMON CONTROL REGISTER 2 (Address=38 Hex)

(MSB)				· ·			(LSB)
TFM	TB8ZS	TSLC96	TZSE	RFM	RB8ZS	RSLC96	RZSE
SYMBO	L P	OSITION	NAME AN	D DESCRI	PTION		
TFM		CCR2.7	0 = D4 fram	Frame Mode ning mode aming mode	Select.		
TB8ZS		CCR2.6		B8ZS Enable lisabled	2.		
TSLC96	5	CCR2.5	Transmit bit to a one source the 0 = SLC-9	SLC–96 / Fs- in D4 framin Fs pattern. S	ng application ee Section 19 rtion disabled		•
TZSE		CCR2.4	Transmit I using the ir legacy supp $0 = \text{zero stat}$	F DL Zero St nternal HDLC	uffer Enable C/BOC contro DL. See Sect	• Set this bit t ller instead of ion 19 for deta	the
RFM		CCR2.3	Receive Fr 0 = D4 fram	ame Mode S	select.		
RB8ZS		CCR2.2		BZS Enable. lisabled			
RSLC96	5	CCR2.1		6 framing app 6 disabled	•	his bit to a one e Section 19 f	

 SYMBOL
 POSITION
 NAME AND DESCRIPTION

 RZSE
 CCR2.0
 Receive FDL Zero Destuffer Enable. Set this bit to zero if using the internal HDLC/BOC controller instead of the

legacy support for the FDL. See Section 19 for details. 0 = zero destuffer disabled1 = zero destuffer enabled

CCR3: COMMON CONTROL REGISTER 3 (Address=30 Hex)

(MSB)							(LSB)
RESMDM	TCLKSRC	RLOSF	RSMS	PDE	ECUS	TLOOP	TESMDM
SYMBO	L PO	SITION	NAME A	ND DESCRI	PTION		
RESMD	M C	CCR3.7	17 for deta $0 = elastic$	ails. stores operat	Minimum D ote at full two	frame depth	See Section
TCLKSR	.C C	CCR3.6	Transmit user to inte transmit si 0 = Transr TCLK pin	Clock Source ernally select ide formatter. nit side format. . LOTC Mux	atter clocked x function is o	is function al clock source with signal a operational (e for the pplied at
RLOSF	Ċ C	CCR3.5	Function FMS = 1 (0 = Receiv 1 = Loss o	of the RLOS DS21Q41 en /e Loss of Sy of Transmit C	/	put. Active	Ĩ
RSMS	C	CCR3.4	RSYNC M format cor available v 0 = RSYN 1 = RSYN note: for th	Aultiframe S nversions from when the rece IC will output IC will output his bit to have	Skip Control m D4 to ESF. vive side elast t a pulse at ev t a pulse at ev e any affect, t ulses (RCR2.4	Useful in fr This function ic store is enaurated very multifrant very other multifrant he RSYNC m	aming on is not abled. ne ıltiframe nust be set
PDE	C	CCR3.3	Pulse Den 0 = disable	sity Enforce e transmit pul		forcer	(2.5 0).
ECUS	С	CCR3.2	Error Con $0 = update$	unter Update error counte	e Select. See rs once a seco rs every 42 m	Section 12 f	
TLOOP	, с	CR3.1	Transmit 0 = transm 1 = replace	Loop Code	Enable. See ally smitted data	Section 20 fo	or details.

SYMBOL	POSITION	NAME AND DESCRIPTION
TESMDM	CCR3.0	Transmit Elastic Store Minimum Delay Mode. See Section 17 for details. 0 = elastic stores operate at full two frame depth 1 = elastic stores operate at 32–bit depth

PULSE DENSITY ENFORCER

The Framer always examines both the transmit and receive data streams for violations of the following rules which are required by ANSI T1.403:

- No more than 15 consecutive zeros
- At least N ones in each and every time window of 8 x (N + 1) bits where N = 1 through 23 _

Violations for the transmit and receive data streams are reported in the RIR2.0 and RIR2.1 bits respectively. When the CCR3.3 is set to one, the DS21Q42 will force the transmitted stream to meet this requirement no matter the content of the transmitted stream. When running B8ZS, the CCR3.3 bit should be set to zero since B8ZS encoded data streams cannot violate the pulse density requirements.

(MSB) (LSB) TPCSI RSRE RPCSI RFSA1 RFE RFF THSE TIRFS **SYMBOL** POSITION NAME AND DESCRIPTION **RSRE CCR4.7** Receive Side Signaling Re-Insertion Enable. See Section 14 for details. 0 = do not re-insert signaling bits into the data stream presented at the RSER pin 1 = reinsert the signaling bits into data stream presented at the RSER pin RPCSI CCR46 Receive Per-Channel Signaling Insert. See Section 14 for more details. 0 = do not use RCHBLK to determine which channels should have signaling re-inserted 1 = use RCHBLK to determine which channels should have signaling re-inserted RFSA1 **CCR4.5** Receive Force Signaling All Ones. See Section 14 for more details 0 =do not force extracted robbed-bit signaling bit positions to a one 1 = force extracted robbed-bit signaling bit positions to a one RFE **CCR4.4** Receive Freeze Enable. See Section 14 for details. 0 =no freezing of receive signaling data will occur 1 = allow freezing of receive signaling data at RSIG (and

CCR4: COMMON CONTROL REGISTER 4 (Address=11 Hex)

RSER if CCR4.7 = 1).

SYMBOL	POSITION	NAME AND DESCRIPTION
RFF	CCR4.3	Receive Force Freeze. Freezes receive side signaling at RSIG (and RSER if CCR4.7=1); will override Receive Freeze Enable (RFE). See Section 14 for details. 0 = do not force a freeze event $1 = $ force a freeze event
THSE	CCR4.2	 Transmit Hardware Signaling Insertion Enable. See Section 14 for details. 0 = do not insert signaling from the TSIG pin into the data stream presented at the TSER pin. 1 = Insert the signaling from the TSIG pin into data stream presented at the TSER pin.
TPCSI	CCR4.1	 Transmit Per-Channel Signaling Insert. See Section 14 for details. 0 = do not use TCHBLK to determine which channels should have signaling inserted from the TSIG pin. 1 = use TCHBLK to determine which channels should have signaling inserted from the TSIG pin.
TIRFS	CCR4.0	Transmit Idle Registers (TIR) Function Select. See Section 15 for timing details. 0 = TIRs define in which channels to insert idle code 1 = TIRs define in which channels to insert data from RSER (i.e., Per = Channel Loopback function)

CCR5: COMMON CONTROL REGISTER 5 (Address=19 Hex)

(MSB)							(LSB)
TJC	_	_	TCM4	TCM3	TCM2	TCM1	TCM0
SYMBC)L PO	OSITION	NAME AN	D DESCRIP	TION		
TJC		CCR5.7	0 = use AN operation)		C 6 Enable. U CRC6 calcu d JT–G704 C	× ×	
—		CCR5.6	Not Assign	ed. Must be	set to zero wh	en written.	
_		CCR5.5	Not Assign	ed. Must be	set to zero wh	en written.	
TCM4	Ļ	CCR5.4	decode that	determines w	hitor Bit 4. N which transmit gister. See Se	channel data	will
TCM3	3	CCR5.3	Transmit (Channel Mor	itor Bit 3.		
TCM2	2	CCR5.2	Transmit (Channel Mor	nitor Bit 2.		
TCM1		CCR5.1	Transmit (Channel Mor	nitor Bit 1.		
TCM0)	CCR5.0	Transmit (decode.	Channel Mor	nitor Bit 0. L	SB of the cha	nnel

CCR6: COMMON CONTROL REGISTER 6 (Address=1E Hex)

(MSB)							(LSB)
RJC	RESALGN	TESALGN	RCM4	RCM3	RCM2	RCM1	RCM0
SYMB	OL P	OSITION	NAME AN	D DESCRIP	PTION		
RJC	2	CCR6.7	0 = use AN operation)		6 Enable. U CRC6 calcu d JT–G704 C	X	
RESAI	LGN	CCR6.6	Receive El one may for to a minimu taken if the half a frame the comman Should be t stable. Mu	astic Store A rce the receiv um separation pointer separ e. If pointer s nd will be exe coggled after H	lign. Setting e elastic store of half a fran ation is alread eparation is le cuted and dat RSYSCLK has and set again f	this bit from a 's write/read p ne. No action ly greater or e ess then half a a will be disru s been applied	a zero to a pointers will be qual to frame, upted. I and is
TESAI	LGN	CCR6.5	Transmit I a one may f pointers to will be take equal to hal frame, the o disrupted. applied and	Elastic Store force the trans a minimum seen if the point of a frame. If command will Should be tog l is stable. M	Align. Settin smit elastic sto eparation of h er separation i pointer separa l be executed ggled after TS ust be cleared ection 17 for c	ore's write/rea alf a frame. N is already grea ation is less th and data will YSCLK has b and set again	d No action ater or en half a be een
RCM	14	CCR6.4	Receive Cl that determ	nannel Monit ines which re	tor Bit 4. MS ceive channel ection 13 for d	B of a channe data will app	
RCM	13	CCR6.3	Receive Cl	nannel Monit	tor Bit 3.		
RCM	12	CCR6.2	Receive Cl	nannel Monit	tor Bit 2.		
RCM	11	CCR6.1	Receive Cl	nannel Monit	tor Bit 1.		
RCM	10	CCR6.0	Receive Cl decode.	nannel Monit	tor Bit 0. LSI	B of the chanr	nel

CCR7: COMMON CONTROL REGISTER 7 (Address=0A Hex) (LSB) (MSB) **RLB** TESR RESR _ _ _ **SYMBOL** POSITION NAME AND DESCRIPTION CCR7.7 Not Assigned. Should be set to zero when written to. RLB **CCR7.6 Remote Loopback.** 0 = loopback disabled1 = loopback enabledRESR **CCR7.5** Receive Elastic Store Reset. Setting this bit from a zero to a one will force the receive elastic store to a depth of one frame. Receive data is lost during the reset. Should be toggled after RSYSCLK has been applied and is stable. Do not leave this bit set high. Transmit Elastic Store Reset. Setting this bit from a zero to TESR **CCR7.4** a one will force the transmit elastic store to a depth of one frame. Transmit data is lost during the reset. Should be toggled after TSYSCLK has been applied and is stable. Do not leave this bit set high. **CCR7.3** Not Assigned. Should be set to zero when written to. **CCR7.2** Not Assigned. Should be set to zero when written to. _ Not Assigned. Should be set to zero when written to. CCR7.1 Not Assigned. Should be set to zero when written to. **CCR7.0**

REMOTE LOOPBACK

When CCR7.6 is set to a one, the DS21Q42 will be forced into Remote LoopBack (RLB). In this loopback, data input via the RPOS and RNEG pins will be transmitted back to the TPOS and TNEG pins. Data will continue to pass through the receive side framer of the DS21Q42 as it would normally and the data from the transmit side formatter will be ignored. Please see Figure 6-1 for more details.

10. STATUS AND INFORMATION REGISTERS

There is a set of nine registers per channel that contain information on the current real time status of a framer in the DS21Q42, Status Register 1 (SR1), Status Register 2 (SR2), Receive Information Registers 1 to 3 (RIR1/RIR2/RIR3) and a set of four registers for the onboard HDLC and BOC controller. The specific details on the four registers pertaining to the HDLC and BOC controller are covered in Section 19 but they operate the same as the other status registers in the DS21Q42 and this operation is described below.

When a particular event has occurred (or is occurring), the appropriate bit in one of these nine registers will be set to a one. All of the bits in SR1, SR2, RIR1, RIR2, and RIR3 registers operate in a latched fashion. This means that if an event or an alarm occurs and a bit is set to a one in any of the registers, it will remain set until the user reads that bit. The bit will be cleared when it is read and it will not be set again until the event has occurred again (or in the case of the RBL, RYEL, LRCL, and RLOS alarms, the bit will remain set if the alarm is still present). There are bits in the four HDLC and BOC status registers that are not latched and these bits are listed in Section 19.

The user will always precede a read of any of the nine registers with a write. The byte written to the register will inform the DS21Q42 which bits the user wishes to read and have cleared. The user will write a byte to one of these registers, with a one in the bit positions he or she wishes to read and a zero in the bit positions he or she does not wish to obtain the latest information on. When a one is written to a bit location, the read register will be updated with the latest information. When a zero is written to a bit position, the read register will be updated and the previous value will be held. A write to the status and information registers will be immediately followed by a read of the same register. The read result should be logically AND'ed with the mask byte that was just written and this value should be written back into the same register to insure that bit does indeed clear. This second write step is necessary because the alarms and events in the status registers occur asynchronously in respect to their access via the parallel port. This write–read– write scheme allows an external microcontroller or microprocessor to individually poll certain bits without disturbing the other bits in the register. This operation is key in controlling the DS21Q42 with higher–order software languages.

The SR1, SR2, and FDLS registers have the unique ability to initiate a hardware interrupt via the INT* output pin. Each of the alarms and events in the SR1, SR2, and HSR can be either masked or unmasked from the interrupt pin via the Interrupt Mask Register 1 (IMR1), Interrupt Mask Register 2 (IMR2), and HDLC Interrupt Mask Register (HIMR) respectively. The FIMR register is covered in Section 19. The INTERRUPT STATUS REGISTER can be used to determine which framer is requesting interrupt servicing and the type of the request: status or the HDLC controller.

The interrupts caused by alarms in SR1 (namely RYEL, RCL, RBL, RLOS and LOTC) act differently than the interrupts caused by events in SR1 and SR2 (namely LUP, LDN, RSLIP, RMF, TMF, SEC, RFDL, TFDL, RMTCH, RAF, and RSC) and HIMR. The alarm caused interrupts will force the INT* pin low whenever the alarm changes state (i.e., the alarm goes active or inactive according to the set/clear criteria in Table 11-1). The INT* pin will be allowed to return high (if no other interrupts are present) when the user reads the alarm bit that caused the interrupt to occur even if the alarm is still present.

The event caused interrupts will force the INT* pin low when the event occurs. The INT* pin will be allowed to return high (if no other interrupts are present) when the user reads the event bit that caused the interrupt to occur.

(MSB)							(LSB)
F3HDLC	F3SR	F2HDLC	F2SR	F1HDLC	F1SR	F0HDLC	F0SR
SYMBO	L PO	DSITION	NAME AN	D DESCRIP	TION		
F3HDL	С	ISR.7	FRAMER	3 HDLC CO	NTROLLEF	R INTERRUI	PT
F3SR		ISR.6	1 = Interrup FRAMER 0 = No inte	rrupt request j ot request pend 3 SR1 or SR 2 rrupt request j	ding. 2 INTERRU pending.	PT REQUES	т.
			1 = Interrup	ot request pend	ding.		

ISR: INTERRUPT STATUS REGISTER (Any address from A0H to FFH)

		DS21FT42/DS21FF42
SYMBOL	POSITION	NAME AND DESCRIPTION
F2HDLC	ISR.5	FRAMER 2 HDLC CONTROLLER INTERRUPT REQUEST. 0 = No interrupt request pending. 1 = Interrupt request pending.
F2SR	ISR.4	 FRAMER 2 SR1 or SR2 INTERRUPT REQUEST. 0 = No interrupt request pending. 1 = Interrupt request pending.
F1HDLC	ISR.3	FRAMER 1 HDLC CONTROLLER INTERRUPT REQUEST. 0 = No interrupt request pending. 1 = Interrupt request pending.
F1SR	ISR.2	 FRAMER 1 SR1 or SR2 INTERRUPT REQUEST. 0 = No interrupt request pending. 1 = Interrupt request pending.
F0HDLC	ISR.1	FRAMER 0 HDLC CONTROLLER INTERRUPT REQUEST. 0 = No interrupt request pending. 1 = Interrupt request pending.
F0SR	ISR.0	 FRAMER 0 SR1 or SR2 INTERRUPT REQUEST. 0 = No interrupt request pending. 1 = Interrupt request pending.

RIR1: RECEIVE INFORMATION REGISTER 1 (Address=22 Hex)

(MSB)				•			(LSB)
COFA	8ZD	16ZD	RESF	RESE	SEFE	B8ZS	FBE
SYMBO)L P	OSITION	NAME AN	D DESCRIP	TION		
COFA	L	RIR1.7	0	Frame Align a change of fr			•
8ZD		RIR1.6	Eight Zero	Detect. Set e zeros (regard red at RPOS a	when a string dless of the le	of at least ei	ght
16ZD		RIR1.5	consecutive	ro Detect. Se e zeros (regard red at RPOS a	dless of the le	•	
RESF		RIR1.4		astic Store First fills and a fraction			elastic
RESE	1	RIR1.3		astic Store E r empties and			ve elastic
SEFE		RIR1.2	•	rrored Fram s (Ft or FPS)	0		t of 6
B8ZS		RIR1.1	detected at B8ZS mod	e Word Deter RPOS and RI e is selected o lly setting the	NEG independer not via CCF	dent of wheth	ner the

						DS21FT4	42/DS21FF42
SYMBO	L I	POSITION	NAME AN	D DESCRIP	TION		
FBE		RIR1.0	Frame Bit bit is receiv	Error. Set ward in error.	hen a Ft (D4)	or FPS (ESF) framing
	EIVE IN	FORMATIC	ON REGIST	ER 2 (Add	dress=31 H	lex)	
(MSB)						I	(LSB)
RLOSC	RCLC	TESF	TESE	TSLIP	RBLC	RPDV	TPDV
SYMBO	L]	POSITION	NAME AN	D DESCRIP	TION		
RLOSC		RIR2.7		oss of Sync Clation; will ren			achieves
RCLC		RIR2.6	Receive Carrier Loss Clear. Set when the carrier signal is restored; will remain set until read. See Table 11-1.				-
TESF		RIR2.5		Elastic Store fills and a fra			t elastic
TESE		RIR2.4		Elastic Store	1 .		smit
TSLIP		RIR2.3		Elastic Store			
RBLC		RIR2.2		ue Alarm Cle r detected; wil			. ,
RPDV		RIR2.1		Ilse Density V s not meet the ty.			
TPDV		RIR2.0	Transmit I	Pulse Density does not mee			

RIR3: RECEIVE INFORMATION REGISTER 3 (Address=10 Hex)

(MSB)				•			(LSB)
-	_	-	LORC	—	—	—	RAIS-C
SYMBOL	P	OSITION	NAME AN	D DESCRI	PTION		
_		RIR3.7	Not Assign	ed. Could be	e any value v	when read.	
_		RIR3.6	Not Assign	ed. Could be	e any value w	when read.	
_		RIR3.5	Not Assign	ed. Could be	e any value w	when read.	
LORC		RIR3.4	Loss of Re	ceive Clock.	Set when th	e RCLK pin	has not
			transitioned	l for at least 2	2 us (3 us □ □	1 us).	
_		RIR3.3	Not Assign	ed. Could be	e any value w	when read.	
_		RIR3.2	Not Assign	ed. Could be	e any value w	when read.	
_		RIR3.1	Not Assign	ed. Could be	e any value w	when read.	
RAIS-CI		RIR3.0	Receive Al detected.	S-CI Detect.	Set when the	ne AIS-CI pa	ttern is

SR1: STATUS REGISTER 1 (Address=20 Hex)

(MSB)		•					(LSB)
LUP	LDN	LOTC	RSLIP	RBL	RYEL	RCL	RLOS
SYMBO	L I	POSITION	NAME AN	D DESCRI	PTION		
LUP		SR1.7		he RUPCD r	d. Set when the gister is being		
LDN		SR1.6	-	n the RDNC	cted. Set whe D register is b	-	
LOTC		SR1.5	transitioned RLOS/LOT	l for one chan C pin high if nit side form	c. Set when the number of the set of the s	.2 us). Will CCR3.5. Also	force the o will
RSLIP		SR1.4			lip Occurren either repeated		
RBL		SR1.3		ue Alarm. S at RPOS and	et when an un RNEG.	framed all or	ne's code
RYEL		SR1.2	Receive Ye at RPOS an		Set when a y	ellow alarm	is receive
RCL		SR1.1	Receive Ca RPOS and 1		Set when a rec	d alarm is rec	eived at
RLOS		SR1.0		-	Set when the c ive T1 stream		

ALARM	SET CRITERIA	CLEAR CRITERIA
Blue Alarm (AIS) (see note 1	when over a 3 ms window, 5 or	when over a 3 ms window, 6
below)	less zeros are received	or more zeros are received
Yellow Alarm (RAI)	when Bit 2 of 256 consecutive	when Bit 2 of 256 consecutive
1. D4 Bit 2 mode(RCR2.2=0)	channels is set to zero for at least	channels is set to zero for less
	254 occurrences	than 254 occurrences
2. D4 12th F-bit mode (RCR2.2=1; this mode is also referred to as the "Japanese Yellow Alarm")	when the 12th framing bit is set to one for two consecutive occurrences	when the 12th framing bit is set to zero for two consecutive occurrences
3. ESF mode	when 16 consecutive patterns of 00FF appear in the FDL	when 14 or less patterns of 00FF hex out of 16 possible appear in the FDL
Red Alarm (RCL) (this alarm is	when 192 consecutive zeros are	when 14 or more ones out of
also referred to as Loss Of	received	112 possible bit positions are
Signal)		received starting with the first one received

ALARM CRITERIA Table 10-1

NOTES:

- 1. The definition of Blue Alarm (or Alarm Indication Signal) is an unframed all ones signal. Blue alarm detectors should be able to operate properly in the presence of a 10–3 error rate and they should not falsely trigger on a framed all ones signal. The blue alarm criteria in the DS21Q42 has been set to achieve this performance. It is recommended that the RBL bit be qualified with the RLOS bit.
- 2. ANSI specifications use a different nomenclature than the DS21Q42 does; the following terms are equivalent:

RBL = AIS RCL = LOS RLOS = LOF RYEL = RAI

(LSB)

SR2: STATUS REGISTER 2 (Address=21 Hex)

(MSB)							(LSB)		
RMF	TMF	SEC	RFDL	TFDL	RMTCH	RAF	RSC		
SYMBO	DL P	OSITION	NAME AN	D DESCRI	PTION				
RMF		SR2.7	Receive M	ultiframe. S	et on receive r	nultiframe b	oundaries.		
TMF		SR2.6	Transmit I	Multiframe.	Set on transm	it multiframe	e		
			boundaries						
SEC		SR2.5		One Second Timer. Set on increments of one second based					
			on RCLK; will be set in increments of 999 ms, 999 ms, and						
DEDI			1002 ms every 3 seconds.						
RFDL		SR2.4	Receive FDL Buffer Full. Set when the receive FDL buffer						
TFDL		SR2.3	· · · ·	(RFDL) fills to capacity (8 bits). Transmit FDL Buffer Empty. Set when the transmit FDL					
II DL		51(2.5		DL) empties.	Empty: Bet w				
RMTCI	H	SR2.2		· •	currence. Se	t when the R	FDL		
					l or RMTCH2				
RAF		SR2.1	Receive FDL Abort. Set when eight consecutive one ³				one's are		
			received in	the FDL.					
RSC		SR2.0	Receive Sig	gnaling Chai	nge. Set when	the DS21Q4	42 detects		
			a change of	state in any o	of the robbed-	bit signaling	bits.		

IMR1: INTERRUPT MASK REGISTER 1 (Address=7F Hex)

LUP	LDN	LOTC	SLIP	RBL	RYEL	RCL	RLOS		
SYMBO	L PO	OSITION	NAME AND DESCRIPTION						
LUP		IMR1.7	Loop Up Code Detected. 0 = interrupt masked						
LDN		IMR1.6	0 = interrupt masked						
LOTC		IMR1.5	0 = interrup	ansmit Clock ot masked	. .				
SLIP		IMR1.4	1 = interrup Elastic Sto 0 = interrup						
RBL		IMR1.3	1 = interrupt enabled Receive Blue Alarm. 0 = interrupt masked						
RYE		IMR1.2	1 = interrup Receive Ye 0 = interrup 1 = interrup	ellow Alarm. ot masked					

SYMBOL	POSITION	NAME AND DESCRIPTION	
RCL	IMR1.1	Receive Carrier Loss.	
		0 = interrupt masked	
		1 = interrupt enabled	
RLOS	IMR1.0	Receive Loss of Sync.	
		0 = interrupt masked	
		1 = interrupt enabled	

IMR2: INTERRUPT MASK REGISTER 2 (Address=6F Hex)

(MSB)							(LSB)
RMF	TMF	SEC	RFDL	TFDL	RMTCH	RAF	RSC
SYMBOL	Р	OSITION	NAME AN	ND DESCRI	PTION		
RMF		IMR2.7	Receive M 0 = interrus 1 = interrus	L			
TMF		IMR2.6	-	Multiframe. pt masked			
SEC		IMR2.5	One Secon 0 = interru	d Timer. pt masked			
RFDL		IMR2.4	1 = interrupt enabled Receive FDL Buffer Full. 0 = interrupt masked 1 = interrupt masked				
TFDL		IMR2.3	 1 = interrupt enabled Transmit FDL Buffer Empty. 0 = interrupt masked 1 = interrupt enabled 				
RMTCH		IMR2.2		DL Match O pt masked	ccurrence.		
RAF		IMR2.1	Receive Fl 0 = interrupontation 1 = interrupontation	DL Abort. pt masked			
RSC		IMR2.0		gnaling Cha pt masked	nge.		

11. ERROR COUNT REGISTERS

There are a set of three counters in each framer that record bipolar violations, excessive zeros, errors in the CRC6 code words, framing bit errors, and number of multiframes that the device is out of receive synchronization. Each of these three counters are automatically updated on either one second boundaries (CCR3.2=0) or every 42 ms (CCR3.2=1) as determined by the timer in Status Register 2 (SR2.5). Hence, these registers contain performance data from either the previous second or the previous 42 ms. The user can use the interrupt from the one second timer to determine when to read these registers. The user has a full second (or 42 ms) to read the counters before the data is lost. All three counters will saturate at their

respective maximum counts and they will not rollover (note: only the Line Code Violation Count Register has the potential to overflow but the bit error would have to exceed 10^{-2} before this would occur).

LINE CODE VIOLATION COUNT REGISTER (LCVCR)

Line Code Violation Count Register 1 (LCVCR1) is the most significant word and LCVCR2 is the least significant word of a 16-bit counter that records code violations (CVs). CVs are defined as Bipolar Violations (BPVs) or excessive zeros. See Table 12-1 for details of exactly what the LCVCRs count. If the B8ZS mode is set for the receive side via CCR2.2, then B8ZS code words are not counted. This counter is always enabled; it is not disabled during receive loss of synchronization (RLOS=1) conditions.

LCVCR1: LINE CODE VIOLATION COUNT REGISTER 1 (Address = 23 Hex) LCVCR2: LINE CODE VIOLATION COUNT REGISTER 2 (Address = 24 Hex)

(MSB)							(LSB)	_
LCV15	LCV14	LCV13	LCV12	LCV11	LCV10	LCV9	LCV8	LCVCR1
LCV7	LCV6	LCV5	LCV4	LCV3	LCV2	LCV1	LCV0	LCVCR2

SYMBOL	POSITION	NAME AND DESCRIPTION
LCV15	LCVCR1.7	MSB of the 16–bit code violation count
LCV0	LCVCR2.0	LSB of the 16–bit code violation count

LINE CODE VIOLATION COUNTING ARRANGEMENTS Table 11-1

COUNT EXCESSIVE ZEROS? (RCR1.7)	B8ZS ENABLED? (CCR2.2)	WHAT IS COUNTED IN THE LCVCRs
no	no	BPVs
yes	no	BPVs + 16 consecutive zeros
no	yes	BPVs (B8ZS code words not counted)
yes	yes	BPV's + 8 consecutive zeros

PATH CODE VIOLATION COUNT REGISTER

(PCVCR) When the receive side of a framer is set to operate in the ESF framing mode (CCR2.3=1), PCVCR will automatically be set as a 12-bit counter that will record errors in the CRC6 code words. When set to operate in the D4 framing mode (CCR2.3=0), PCVCR will automatically count errors in the Ft framing bit position. Via the RCR2.1 bit, a framer can be programmed to also report errors in the Fs framing bit position. The PCVCR will be disabled during receive loss of synchronization (RLOS=1) conditions. See Table 12-2 for a detailed description of exactly what errors the PCVCR counts.

PCVCR1: PATH VIOLATION COUNT REGISTER 1 (Address = 25 Hex) PCVCR2: PATH VIOLATION COUNT REGISTER 2 (Address = 26 Hex)

(MSB)					·		(LSB)	/
(note 1)	(note 1)	(note 1)	(note 1)	CRC/	CRC/	CRC/	CRC/	PCVCR1
				FB11	FB10	FB9	FB8	
CRC/	CRC/	CRC/	CRC/	CRC/	CRC/	CRC/	CRC/	PCVCR2
FB7	FB6	FB5	FB4	FB3	FB2	FB1	FB0	
								-

SYMBOLPOSITIONNAME AND DESCRIPTION

CRC/FB11	PCVCR1.3	MSB of the 12–Bit CRC6 Error or Frame Bit Error
CRC/FB0	PCVCR2.0	Count (note #2) LSB of the 12–Bit CRC6 Error or Frame Bit Error Count (note #2)

NOTES:

- 1. The upper nibble of the counter at address 25 is used by the Multiframes Out of Sync Count Register
- 2. PCVCR counts either errors in CRC code words (in the ESF framing mode; CCR2.3=1) or errors in the framing bit position (in the D4 framing mode; CCR2.3=0).

PATH CODE VIOLATION COUNTING ARRANGEMENTS Table 11-2

FRAMING MODE (CCR2.3)	COUNT Fs ERRORS? (RCR2.1)	WHAT IS COUNTED IN THE PCVCRs
D4	no	errors in the Ft pattern
D4	yes	errors in both the Ft & Fs patterns
ESF	don't care	errors in the CRC6 code words

MULTIFRAMES OUT OF SYNC COUNT REGISTER (MOSCR)

Normally the MOSCR is used to count the number of multiframes that the receive synchronizer is out of sync (RCR2.0=1). This number is useful in ESF applications needing to measure the parameters Loss Of Frame Count (LOFC) and ESF Error Events as described in AT&T publication TR54016. When the MOSCR is operated in this mode, it is not disabled during receive loss of synchronization (RLOS=1) conditions. The MOSCR has alternate operating mode whereby it will count either errors in the Ft framing pattern (in the D4 mode) or errors in the FPS framing pattern (in the ESF mode). When the MOSCR is operated in this mode, it is disabled during receive loss of synchronization (RLOS = 1)conditions. See Table 12-3 for a detailed description of what the MOSCR is capable of counting.

MOSCR1: MULTIFRAMES OUT OF SYNC COUNT REGISTER 1(Address = 25 Hex) MOSCR2: MULTIFRAMES OUT OF SYNC COUNT REGISTER 2(Address = 27 Hex)

(MSB)							(LSB)	_
MOS/	MOS/	MOS/	MOS/	(note 1)	(note 1)	(note 1)	(note 1)	MOSCR1
FB11	FB10	FB9	FB8					
MOS/	MOS/	MOS/	MOS/	MOS/	MOS/	MOS/	MOS/	MOSCR2
FB7	FB6	FB5	FB4	FB3	FB2	FB1	FB0	
SYMBOL POSITION				ME AND E	DESCRIPT	ION		
MOS/FB11		MOSCR1	R1.7 MSB of the 12–Bit Multiframes Out of Sync or F–Bit Error Count (note #2)					F–Bit
MOS/FB0		MOSCR2	LSI	LSB of the 12–Bit Multiframes Out of Sync or F–Bit Error Count (note #2)				

NOTES:

- 1. The lower nibble of the counter at address 25 is used by the Path Code Violation Count Register
- 2. MOSCR counts either errors in framing bit position (RCR2.0=0) or the number of multiframes out of sync (RCR2.0=1)

FRAMING MODE	COUNT MOS OR F-BIT	WHAT IS COUNTED						
(CCR2.3)	ERRORS	IN THE MOSCRs						
	(RCR2.0)							
D4	MOS	number of multiframes out of						
		sync						
D4	F–Bit	errors in the Ft pattern						
ESF	MOS	number of multiframes out of						
		sync						
ESF	F–Bit	errors in the FPS pattern						

MULTIFRAMES OUT OF SYNC COUNTING ARRANGEMENTS Table 11-3

12. DS0 MONITORING FUNCTION

Each framer in the DS21Q42 has the ability to monitor one DS0 64 Kbps channel in the transmit direction and one DS0 channel in the receive direction at the same time. In the transmit direction the user will determine which channel is to be monitored by properly setting the TCM0 to TCM4 bits in the CCR5 register. In the receive direction, the RCM0 to RCM4 bits in the CCR6 register need to be properly set. The DS0 channel pointed to by the TCM0 to TCM4 bits will appear in the Transmit DS0 Monitor (TDS0M) register and the DS0 channel pointed to by the RCM0 to RCM4 bits will appear in the Receive DS0 (RDS0M) register.

The TCM4 to TCM0 and RCM4 to RCM0 bits should be programmed with the decimal decode of the appropriate T1 channel. Channels 1 through 24 map to register values 0 through 23. For example, if DS0 channel 6 (timeslot 5) in the transmit direction and DS0 channel 15 (timeslot 14) in the receive direction needed to be monitored, then the following values would be programmed into CCR5 and CCR6:

 $\begin{array}{ll} TCM4 = 0 & RCM4 = 0 \\ TCM3 = 0 & RCM3 = 1 \\ TCM2 = 1 & RCM2 = 1 \\ TCM1 = 0 & RCM1 = 1 \\ TCM0 = 1 & RCM0 = 0 \end{array}$

CCR5: COMMON CONTROL REGISTER 5 (Address=19 Hex)

[repeated here from section 10 for convenience]

(MSB)							(LSB)	
TJC	_	_	TCM4	TCM3	TCM2	TCM1	TCM0	
SYMBO	DL PO	OSITION	NAME AN	D DESCRIP	TION			
TJC		CCR5.7	Transmit Japanese CRC Enable. See Section 10 for details.					
_		CCR5.5	Not Assign	ed. Must be	set to zero wh	en written.		
_		CCR5.5	Not Assign	ed. Must be	set to zero wh	en written.		
TCM4		CCR5.4	Transmit Channel Monitor Bit 4. MSB of a channel decode that determines which transmit DS0 channel data will appear in the TDS0M register.					
TCM3		CCR5.3	Transmit (Channel Mon	itor Bit 3.			
TCM2		CCR5.2	Transmit (Channel Mon	itor Bit 2.			
TCM1		CCR5.1	Transmit Channel Monitor Bit 1.					
TCM0		CCR5.0	decode that		itor Bit 0. L which transmit gister.			

TDS0M: TRANSMIT DS0 MONITOR REGISTER (Address=1A Hex)

(MSB)							(LSB)
B1	B2	B3	B4	B5	B6	B7	B8
SYMBO	L PO	DSITION	NAME AN	D DESCRIP	TION		
B1	Т	DS0M.7		DS0 Channel be transmitted	Bit 1. MSB (of the DS0 ch	annel
B2	Т	DS0M.6	Transmit I	DS0 Channel	Bit 2.		
B3		DS0M.5	Transmit DS0 Channel Bit 3.				
B4	Т	DS0M.4	Transmit DS0 Channel Bit 4.				
B5	Т	DS0M.3	Transmit I	DS0 Channel	Bit 5.		

SYMBOL	POSITION	NAME AND DESCRIPTION
B6	TDS0M.2	Transmit DS0 Channel Bit 6.
B7	TDS0M.1	Transmit DS0 Channel Bit 7.
B8	TDS0M.0	Transmit DS0 Channel Bit 8. LSB of the DS0 channel (last
		bit to be transmitted).

CCR6: COMMON CONTROL REGISTER 6 (Address=1E Hex)

[repeated here from se	ection 10 for	convenience]
------------------------	---------------	--------------

(MSB)			linencej				(LSB)
RJC	RESALGN	TESALGN	RCM4	RCM3	RCM2	RCM1	RCM0
SYME	BOL PO	OSITION	NAME AN	D DESCRIP	TION		
RJC	2	CCR6.7	0 = use AN operation)		U CRC6 calcu	ilation (norma	
RESAI	RESALGN C		1 = use Japanese standard JT–G704 CRC6 calculation Receive Elastic Store Align. Setting this bit from a zero to a one will force the receive elastic store's write/read pointers to a minim separation of half a frame. If pointer separation is already greater than half a frame, setting this bit will have no effect. Should be toggled after RSYSCLK has been applied and is stable. Must be cleared and set again for a subsequent align. See Section 17 for details.				
TESAI	LGN	CCR6.5	Transmit Elastic Store Align. Setting this bit from a zero to a one will force the transmit elastic store's write/read pointers to a minimum separation of half a frame. If pointer separation is already greater than half a frame, setting this bit will have no effect. Should be toggled after TSYSCLK has been applied and is stable. Must be cleared and set again for a subsequent align. See Section 17 for details.				
RCM	14	CCR6.4	Receive Channel Monitor Bit 4. MSB of a channel decode that determines which receive channel data will appear in the RDS0M register. See Section 13 for details.				
RCM	13	CCR6.3	Receive Ch	nannel Monit	or Bit 3.		
RCM	12	CCR6.2	Receive Ch	nannel Monit	or Bit 2.		
RCM	1 1	CCR6.1	Receive Ch	nannel Monit	or Bit 1.		
RCM	10	CCR6.0	Receive Cl decode.	nannel Monit	or Bit 0. LS	B of the chann	nel

RDS0M: RECEIVE DS0 MONITOR REGISTER (Address=1F Hex)									
(MSB)				•		-	(LSB)		
B1	B2	B3	B4	B5	B6	B7	B8		
SYMBO	DL PO	OSITION	NAME AN	D DESCRIP	TION				
B1	R	RDS0M.7	Receive DS bit to be rec	50 Channel B ceived).	Bit 1. MSB of	the DS0 char	nnel (first		
B2	R	RDS0M.6	Receive DS	Receive DS0 Channel Bit 2.					
B3	R	RDS0M.5	Receive DS	50 Channel B	Bit 3.				
B4	R	RDS0M.4	Receive DS	Receive DS0 Channel Bit 4.					
B5	R	RDS0M.3	Receive DS	50 Channel B	Bit 5.				
B6	R	RDS0M.2	Receive DS0 Channel Bit 6.						
B7	R	RDS0M.1	Receive DS0 Channel Bit 7.						
B8	R	RDS0M.0	Receive DS bit to be rec	50 Channel B ceived).	Bit 8. LSB of	the DS0 chan	nel (last		

13. SIGNALING OPERATION

Each framer in the DS21Q42 contains provisions for both processor based (i.e., software based) signaling bit access and for hardware based access. Both the processor based access and the hardware based access can be used simultaneously if necessary. The processor based signaling is covered in Section 14.1 and the hardware based signaling is covered in Section 14.2.

14.1 PROCESSOR BASED SIGNALING

The robbed-bit signaling bits embedded in the T1 stream can be extracted from the receive stream and inserted into the transmit stream by each framer. There is a set of 12 registers for the receive side (RS1 to RS12) and 12 registers on the transmit side (TS1 to TS12). The signaling registers are detailed below. The CCR1.5 bit is used to control the robbed signaling bits as they appear at RSER. If CCR1.5 is set to zero, then the robbed signaling bits will appear at the RSER pin in their proper position as they are received. If CCR1.5 is set to a one, then the robbed signaling bit positions will be forced to a one at RSER. If hardware based signaling is being used, then CCR1.5 must be set to zero.

RS1 TO RS12: RECEIVE SIGNALING REGISTERS (Address=60 to 6B Hex)

(MSB)							(LSB)	
A(8)	A(7)	A(6)	A(5)	A(4)	A(3)	A(2)	A(1)	RS1 (60)
A(16)	A(15)	A(14)	A(13)	A(12)	A(11)	A(10)	A(9)	RS2 (61)
A(24)	A(23)	A(22)	A(21)	A(20)	A(19)	A(18)	A(17)	RS3 (62)
B(8)	B(7)	B(6)	B(5)	B(4)	B(3)	B(2)	B(1)	RS4 (63)
B(16)	B(15)	B(14)	B(13)	B(12)	B(11)	B(10)	B(9)	RS5 (64)
B(24)	B(23)	B(22)	B(21)	B(20)	B(19)	B(18)	B(17)	RS6 (65)
A/C(8)	A/C(7)	A/C(6)	A/C(5)	A/C(4)	A/C(3)	A/C(2)	A/C(1)	RS7 (66)
A/C(16)	A/C(15)	A/C(14)	A/C(13)	A/C(12)	A/C(11)	A/C(10)	A/C(9)	RS8 (67)
A/C(24)	A/C(23)	A/C(22)	A/C(21)	A/C(20)	A/C(19)	A/C(18)	A/C(17)	RS9 (68)
B/D(8)	B/D(7)	B/D(6)	B/D(5)	B/D(4)	B/D(3)	B/D(2)	B/D(1)	RS10 (69)
B/D(16)	B/D(15)	B/D(14)	B/D(13)	B/D(12)	B/D(11)	B/D(10)	B/D(9)	RS11 6A)
B/D(24)	B/D(23)	B/D(22)	B/D(21)	B/D(20)	B/D(19)	B/D(18)	B/D(17)	RS12 6B)

SYMBOL	POSITION	NAME AND DESCRIPTION
D(24)	RS12.7	Signaling Bit D in Channel 24
A(1)	RS1.0	Signaling Bit A in Channel 1

Each Receive Signaling Register (RS1 to RS12) reports the incoming robbed bit signaling from eight DS0 channels. In the ESF framing mode, there can be up to four signaling bits per channel (A, B, C, and D). In the D4 framing mode, there are only two signaling bits per channel (A and B). In the D4 framing mode, the framer will replace the C and D signaling bit positions with the A and B signaling bits from the previous multiframe. Hence, whether the framer is operated in either framing mode, the user needs only to retrieve the signaling bits every 3 ms. The bits in the Receive Signaling Registers are updated on multiframe boundaries so the user can utilize the Receive Multiframe Interrupt in the Receive Status Register 2 (SR2.7) to know when to retrieve the signaling bits. The Receive Signaling Registers are frozen and not updated during a loss of sync condition (SR1.0=1). They will contain the most recent signaling information before the "OOF" occurred. The signaling data reported in RS1 to RS12 is also available at the RSIG and RSER pins.

A change in the signaling bits from one multiframe to the next will cause the RSC status bit (SR2.0) to be set. The user can enable the INT* pin to toggle low upon detection of a change in signaling by setting the IMR2.0 bit. Once a signaling change has been detected, the user has at least 2.75 ms to read the data out of the RS1 to RS12 registers before the data will be lost.

(MSB)							(LSB)	_
A(8)	A(7)	A(6)	A(5)	A(4)	A(3)	A(2)	A(1)	TS1 (70)
A(16)	A(15)	A(14)	A(13)	A(12)	A(11)	A(10)	A(9)	TS2 (71)
A(24)	A(23)	A(22)	A(21)	A(20)	A(19)	A(18)	A(17)	TS3 (72)
B(8)	B(7)	B(6)	B(5)	B(4)	B(3)	B(2)	B(1)	TS4 (73)
B(16)	B(15)	B(14)	B(13)	B(12)	B(11)	B(10)	B(9)	TS5 (74)
B(24)	B(23)	B(22)	B(21)	B(20)	B(19)	B(18)	B(17)	TS7 (75)
A/C(8)	A/C(7)	A/C(6)	A/C(5)	A/C(4)	A/C(3)	A/C(2)	A/C(1)	TS7 (76)
A/C(16)	A/C(15)	A/C(14)	A/C(13)	A/C(12)	A/C(11)	A/C(10)	A/C(9)	TS8 (77)
A/C(24)	A/C(23)	A/C(22)	A/C(21)	A/C(20)	A/C(19)	A/C(18)	A/C(17)	TS9 (78)
B/D(8)	B/D(7)	B/D(6)	B/D(5)	B/D(4)	B/D(3)	B/D(2)	B/D(1)	TS10 (79)
B/D(16)	B/D(15)	B/D(14)	B/D(13)	B/D(12)	B/D(11)	B/D(10)	B/D(9)	TS11 (7A)
B/D(24)	B/D(23)	B/D(22)	B/D(21)	B/D(20)	B/D(19)	B/D(18)	B/D(17)	TS12 (7B)

TS1 TO TS12: TRANSMIT SIGNALING REGISTERS (Address=70 to 7B Hex) (MSB)

SYMBOL POSITION NAME AND DESCRIPTION

D(24)	TS12.7	Signaling Bit D in Channel 24
A(1)	TS1.0	Signaling Bit A in Channel 1

Each Transmit Signaling Register (TS1 to TS12) contains the Robbed Bit signaling for eight DS0 channels that will be inserted into the outgoing stream if enabled to do so via TCR1.4. In the ESF framing mode, there can be up to four signaling bits per channel (A, B, C, and D). On multiframe boundaries, the framer will load the values present in the Transmit Signaling Register into an outgoing signaling shift register that is internal to the device. The user can utilize the Transmit Multiframe Interrupt in Status Register 2 (SR2.6) to know when to update the signaling bits. In the ESF framing

mode, the interrupt will come every 3 ms and the user has a full 3ms to update the TSRs. In the D4 framing mode, there are only two signaling bits per channel (A and B). However in the D4 framing mode, the framer uses the C and D bit positions as the A and B bit positions for the next multiframe. The framer will load the values in the TSRs into the outgoing shift register every other D4 multiframe.

14.2 HARDWARE BASED SIGNALING RECEIVE SIDE

In the receive side of the hardware based signaling, there are two operating modes for the signaling buffer; signaling extraction and signaling re-insertion. Signaling extraction involves pulling the signaling bits from the receive data stream and buffering them over a four multiframe buffer and outputting them in a serial PCM fashion on a channel-by-channel basis at the RSIG output. This mode is always enabled. In this mode, the receive elastic store may be enabled or disabled. If the receive elastic store is enabled, then the backplane clock (RSYSCLK) can be either 1.544 MHz or 2.048 MHz. In the ESF framing mode, the ABCD signaling bits are output on RSIG in the lower nibble of each channel. The RSIG data is updated once a multiframe (3 ms) unless a freeze is in effect. In the D4 framing mode, the AB signaling bits are output twice on RSIG in the lower nibble of each channel. Hence, bits 5 and 6 contain the same data as bits 7 and 8 respectively in each channel. The RSIG data is updated once a multiframe (3 ms) unless a freeze is in SIG data is updated once a multiframe (1.5 ms) unless a freeze is in effect. See the timing diagrams in Section 24 for some examples.

The other hardware based signaling operating mode called signaling re–insertion can be invoked by setting the RSRE control bit high (CCR4.7=1). In this mode, the user will provide a multiframe sync at the RSYNC pin and the signaling data will be re–aligned at the RSER output according to this applied multiframe boundary. In this mode, the elastic store must be enabled however the backplane clock can be either 1.544 MHz or 2.048 MHz.

If the signaling re-insertion mode is enabled, the user can control which channels have signaling reinsertion performed on a channel-by-channel basis by setting the RPCSI control bit high (CCR4.6) and then programming the RCHBLK output pin to go high in the channels in which the signaling re-insertion should not occur. If the RPCSI bit is set low, then signaling re-insertion will occur in all channels when the signaling re-insertion mode is enabled (RSRE=1). How to control the operation of the RCHBLK output pin is covered in Section 16.

In both hardware based signaling operating modes, the user has the option to replace all of the extracted robbed-bit signaling bit positions with ones. This option is enabled via the RFSA1 control bit (CCR4.5) and it can be invoked on a per-channel basis by setting the RPCSI control bit (CCR4.6) high and then programming RCHBLK appropriately just like the per-channel signaling re-insertion operates.

The signaling data in the four multiframe buffer will be frozen in a known good state upon either a loss of synchronization (OOF event), carrier loss, or frame slip. This action meets the requirements of BellCore TR- TSY-000170 for signaling freezing. To allow this freeze action to occur, the RFE control bit (CCR4.4) should be set high. The user can force a freeze by setting the RFF control bit (CCR4.3) high. The four multiframe buffer provides a three multiframe delay in the signaling bits provided at the RSIG pin (and at the RSER pin if RSRE=1). When freezing is enabled (RFE=1), the signaling data will be held in the last known good state until the corrupting error condition subsides. When the error condition subsides, the signaling data will be held in the old state for at least an additional 9 ms (or 4.5 ms in D4 framing mode) before being allowed to be updated with new signaling data.

TRANSMIT SIDE

Via the THSE control bit (CCR4.2), the framer can be set up to take the signaling data presented at the TSIG pin and insert the signaling data into the PCM data stream that is being input at the TSER pin. The user has the ability to control which channels are to have signaling data from the TSIG pin inserted into them on a channel–by–channel basis by setting the TPCSI control bit (CCR4.1) high. When TPCSI is enabled, channels in which the TCHBLK output has been programmed to be set high in, will not have signaling data from the TSIG pin inserted into them. The hardware signaling insertion capabilities of the framer are available whether the transmit side elastic store is enabled or disabled. If the elastic store is enabled, the backplane clock (TSYSCLK) can be either 1.544 MHz or 2.048 MHz.

14. PER-CHANNEL CODE (IDLE) GENERATION AND LOOPBACK

Each framer in the DS21Q42 can replace data on a channel–by–channel basis in both the transmit and receive directions. The transmit direction is from the backplane to the T1 line and is covered in Section 15.1. The receive direction is from the T1 line to the backplane and is covered in Section 15.2.

15.1 TRANSMIT SIDE CODE GENERATION

In the transmit direction there are two methods by which channel data from the backplane can be overwritten with data generated by the framer. The first method which is covered in Section 15.1.1 was a feature contained in the original DS21Q41 while the second method which is covered in Section 15.1.2 is a new feature of the DS21Q42.

15.1.1 Simple Idle Code Insertion and Per–Channel Loopback

The first method involves using the Transmit Idle Registers (TIR1/2/3) to determine which of the 24 T1 channels should be overwritten with the code placed in the Transmit Idle Definition Register (TIDR). This method allows the same 8–bit code to be placed into any of the 24 T1 channels. If this method is used, then the CCR4.0 control bit must be set to zero.

Each of the bit position in the Transmit Idle Registers (TIR1/TIR2/TIR3) represent a DS0 channel in the outgoing frame. When these bits are set to a one, the corresponding channel will transmit the Idle Code contained in the Transmit Idle Definition Register (TIDR). Robbed bit signaling and Bit 7 stuffing will occur over the programmed Idle Code unless the DS0 channel is made transparent by the Transmit Transparency Registers.

The Transmit Idle Registers (TIRs) have an alternate function that allow them to define a Per–Channel LoopBack (PCLB). If the TIRFS control bit (CCR4.0) is set to one, then the TIRs will determine which channels (if any) from the backplane should be replaced with the data from the receive side or in other words, off of the T1 line. If this mode is enabled, then transmit and receive clocks and frame syncs must be synchronized. One method to accomplish this would be to tie RCLK to TCLK and RFSYNC to TSYNC.

TIR1/TIR2/TIR3: TRANSMIT IDLE REGISTERS (Address=3C to 3E Hex)

(MSB)							(LSB)	_
CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	TIR1 (3C)
CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	TIR2 (3D)
CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	TIR3 (3E)

CH1 - 24	TIR1.0 - 3.7	Transmit Idle Code Insertion Control Bits.
		0 = do not insert the Idle Code in the TIDR into this channel
		1 = insert the Idle Code in the TIDR into this channel

NOTE:

If CCR4.0=1, then a zero in the TIRs implies that channel data is to be sourced from TSER and a one implies that channel data is to be sourced from the output of the receive side framer (i.e., Per–Channel Loopback; see Figure 6-1).

TIDR: TRANSMIT IDLE DEFINITION REGISTER (Address=3F Hex)

(MSB)							(LSB)
TIDR7	TIDR6	TIDR5	TIDR4	TIDR3	TIDR2	TIDR1	TIDR0
SYMBOL POSITION			NAME AN	D DESCRIP	TION		
TIDR7 TIDR0		TIDR.7 TIDR.0		Idle Code (the Idle Code (the		/	

15.1.2 Per–Channel Code Insertion

The second method involves using the Transmit Channel Control Registers (TCC1/2/3) to determine which of the 24 T1 channels should be overwritten with the code placed in the Transmit Channel Registers (TC1 to TC24). This method is more flexible than the first in that it allows a different 8–bit code to be placed into each of the 24 T1 channels.

TC1 TO TC24: TRANSMIT CHANNEL REGISTERS (Address=40 to 4F and 50 to 57 Hex)

(for brevity, only channel one is shown; see Table 8-1 for other register address)								
(MSB)							(LSB)	
C7	C6	C5	C4	C3	C2	C1	C0	TC1 (50)

SYMBOL	POSITION	NAME AND DESCRIPTION
C7	TC1.7	MSB of the Code (this bit is transmitted first)
C0	TC1.0	LSB of the Code (this bit is transmitted last)

TCC1/TCC2/TCC3: TRANSMIT CHANNEL CONTROL REGISTER (Address=16 to 18 Hex)

_	(MSB)							(LSB)	_
	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	TCC1 (16)
	CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	TCC2 (17)
	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	TCC3 (18)
	SYMB	OL	POSITIO	ON NA	ME AND I	DESCRIPT	ION		
	CH1 -	24	TCC1.0 - 3	3.7 Tr a	ansmit Cod	e Insertion	Control B	its	

Transmit Code Insertion Control Bits 0 = do not insert data from the TC register into the transmit data stream

1 = insert data from the TC register into the transmit data stream

15.2 RECEIVE SIDE CODE GENERATION

In the receive direction there are also two methods by which channel data to the backplane can be overwritten with data generated by the framer. The first method which is covered in Section 15.2.1 was a feature contained in the original DS21Q41 while the second method which is covered in Section 15.2.2 is a new feature of the DS21Q42.

15.2.1 Simple Code Insertion

The first method on the receive side involves using the Receive Mark Registers (RMR1/2/3) to determine which of the 24 T1 channels should be overwritten with either a 7Fh idle code or with a digital milliwatt pattern. The RCR2.7 bit will determine which code is used. The digital milliwatt code is an 8 byte repeating pattern that represents a 1 kHz sine wave (1E/0B/0B/1E/9E/8B/8B/9E). Each bit in the RMRs, represents a particular channel. If a bit is set to a one, then the receive data in that channel will be replaced with one of the two codes. If a bit is set to zero, no replacement occurs.

		J. NLUL				Audicas		
(MSB)							(LSB)	_
CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	RMR1(2D)
CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	RMR2(2E)
CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	RMR3(2F)
SYME	BOL	POSITIC	DN NA	ME AND	DESCRIP	ΓΙΟΝ		
CH1 -	- 24	RMR1.0 -	3.7 Re	ceive Char	nel Mark	Control Bit	ts	

MR1/RMR2/RMR3: RECEIVE MARK REGISTERS (Address=2D to 2F Hex)

Receive Channel Mark Control Bits
 0 =do not affect the receive data associated with this channel
 1 = replace the receive data associated with this channel with
 either the idle code or the digital milliwatt code (depends on

15.2.2 Per–Channel Code Insertion

The second method involves using the Receive Channel Control Registers (RCC1/2/3) to determine which of the 24 T1 channels off of the T1 line and going to the backplane should be overwritten with the code placed in the Receive Channel Registers (RC1 to RC24). This method is more flexible than the first in that it allows a different 8–bit code to be placed into each of the 24 T1 channels.

the RCR2.7 bit)

RC1 TO RC24: RECEIVE CHANNEL REGISTERS

(Address=58 to 5F and 80 to 8F Hex)

(for brevity, only channel one is shown; see Table 8-1 for other register address)

(MSB)							(LSB)	
C7	C6	C5	C4	C3	C2	C1	C0	RC1 (80)
SYMB	OL	POSITIO	N NAI	ME AND D	ESCRIPTI	ON		_
C7 C0		RC1.7 RC1.0		B of the Coc s of the Cod			1	/

RCC1/RCC2/RCC3: RECEIVE CHANNEL CONTROL REGISTER (Address=1B to 1D Hex)

(MSB)							(LSB)	
CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	RCC1 (1B)
CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	RCC2 (1C)
CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	RCC3 (1D)
SYMI CH1		POSITIO	- 3.7 R 0 = da 1 =	= do not ins ta stream	e Insertion ert data fro	Control B m the RC re		the receive eive data

15. CLOCK BLOCKING REGISTERS

The Receive Channel Blocking Registers (RCBR1/RCBR2/RCBR3) and the Transmit Channel Blocking Registers (TCBR1/TCBR2/TCBR3) control the RCHBLK and TCHBLK pins respectively. The RCHBLK and TCHCLK pins are user programmable outputs that can be forced either high or low during individual channels. These outputs can be used to block clocks to a USART or LAPD controller in Fractional T1 or ISDN–PRI applications. When the appropriate bits are set to a one, the RCHBLK and TCHCLK pins will be held high during the entire corresponding channel time. See the timing in Section 24 for an example.

RCBR1/RCBR2/RCBR3: RECEIVE CHANNEL BLOCKING REGISTERS (Address=6C to 6E Hex)

(MSB)							(LSB)	_
CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	RCBR1 (6C)
CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	RCBR2 (6D)
CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	RCBR3 (6E)

SYMBOL POSITION NAME AND DESCRIPTION

Receive Channel Blocking Control Bits.

0 = force the RCHBLK pin to remain low during this channel time

1 = force the RCHBLK pin high during this channel time

TCBR1/TCBR2/TCBR3: TRANSMIT CHANNEL BLOCKING REGISTERS (Address=32 to 34 Hex)

_	(MSB)							(LSB)	_
ľ	CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	TCBR1 (32)
Ī	CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	TCBR2 (33)
	CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	TCBR3 (34)

SYMBOL	POSITION	NAME AND DESCRIPTION
CH1 - 24	TCBR1.0 - 3.7	Transmit Channel Blocking Control Bits.

0 = force the TCHBLK pin to remain low during this channel time

1 = force the TCHBLK pin high during this channel time

16. ELASTIC STORES OPERATION

Each framer in the DS21Q42 contains dual two-frame (386 bits) elastic stores, one for the receive direction, and one for the transmit direction. These elastic stores have two main purposes. First, they can be used to rate convert the T1 data stream to 2.048 Mbps (or a multiple of 2.048 Mbps) which is the E1 rate. Secondly, they can be used to absorb the differences in frequency and phase between the T1 data stream and an asynchronous (i.e., not frequency locked) backplane clock (which can be 1.544 MHz or 2.048 MHz). The backplane clock can burst at rates up to 8.192 MHz. Both elastic stores contain full controlled slip capability which is necessary for this second purpose. Both elastic stores within the framer are fully independent and no restrictions apply to the sourcing of the various clocks that are applied to them. The transmit side elastic store can be enabled whether the receive elastic store is

enabled or disabled and vice versa. Also, each elastic store can interface to either a 1.544 MHz or 2.048 MHz backplane without regard to the backplane rate the other elastic store is interfacing.

Two mechanisms are available to the user for resetting the elastic stores. The Elastic Store Reset (TX - CCR7.4 & RX - CCR7.5) function forces the elastic stores to a depth of one frame unconditionally. Data is lost during the reset. The second method, the Elastic Store Align (TX - CCR6.5 & RX - CCR6.6) forces the elastic store depth to a minimum depth of half a frame only if the current pointer separation is already less then half a frame. If a realignment occurs data is lost. In both mechanisms, independent resets are provided for both the receive and transmit elastic stores.

17.1 RECEIVE SIDE

If the receive side elastic store is enabled (CCR1.2=1), then the user must provide either a 1.544 MHz (CCR1.3=0) or 2.048 MHz (CCR1.3=1) clock at the RSYSCLK pin. The user has the option of either providing a frame/multiframe sync at the RSYNC pin (RCR2.3=1) or having the RSYNC pin provide a pulse on frame boundaries (RCR2.3=0). If the user wishes to obtain pulses at the frame boundary, then RCR2.4 must be set to zero and if the user wishes to have pulses occur at the multiframe boundary, then RCR2.4 must be set to one. The framer will always indicate frame boundaries via the RFSYNC output whether the elastic store is enabled or not. If the elastic store is enabled, then multiframe boundaries will be indicated via the RMSYNC output. If the user selects to apply a 2.048 MHz clock to the RSYSCLK pin, then the data output at RSER will be forced to all ones every fourth channel. Hence channels 1 (except for the MSB), 5, 9, 13, 17, 21, 25, and 29 (timeslots 0, 4, 8, 12, 16, 20, 24, and 28) will be forced to a one. The F-bit will be passed in the MSB of channel 1. Also, in 2.048 MHz applications, the RCHBLK output will be forced high during the same channels as the RSER pin. See Section 23 for more details. This is useful in T1 to CEPT (E1) conversion applications. If the 386-bit elastic buffer either fills or empties, a controlled slip will occur. If the buffer empties, then a full frame of data (193 bits) will be repeated at RSER and the SR1.4 and RIR1.3 bits will be set to a one. If the buffer fills, then a full frame of data will be deleted and the SR1.4 and RIR1.4 bits will be set to a one.

17.2 TRANSMIT SIDE

The operation of the transmit elastic store is very similar to the receive side. The transmit side elastic store is enabled via CCR1.7. A 1.544 MHz (CCR1.4=0) or 2.048 MHz (CCR1.4=1) clock can be applied to the TSYSCLK input. If the user selects to apply a 2.048 MHz clock to the TSYSCLK pin, then the data input at TSER will be ignored every fourth channel. Hence channels 1 (except for the MSB), 5, 9, 13, 17, 21, 25, and 29 (timeslots 0, 4, 8, 12, 16, 20, 24, and 28) will be ignored. A special case exists for the MSB of channel 1. Via TCR1.6 the MSB of channel 1 can be sampled as the F-bit. The user must supply a 8 kHz frame sync pulse to the TSSYNC input. Also, in 2.048 MHz applications, the TCHBLK output will be forced high during the channels ignored by the framer. See Section 23 for more details. Controlled slips in the transmit elastic store are reported in the RIR2.3 bit and the direction of the slip is reported in the RIR2.5 and RIR2.4 bits.

17.3 MINIMUM DELAY SYNCHRONOUS RSYSCLK/TSYSCLK MODE

In applications where the framer is connected to backplanes that are frequency locked to the recovered T1 clock (i.e., the RCLK output), the full two frame depth of the onboard elastic stores is really not needed. In fact, in some delay sensitive applications, the normal two frame depth may be excessive. Register bits CCR3.7 and CCR3.0 control the RX and TX elastic stores depths. In this mode, RSYSCLK and TSYSCLK must be tied together and they must be frequency locked to RCLK. All of the slip contention logic in the framer is disabled (since slips cannot occur). Also, since the buffer depth is no longer two frames deep, the framer must be set up to source a frame pulse at the RSYNC pin and this output must be

tied to the TSSYNC input. On power–up after the RSYSCLK and TSYSCLK signals have locked to the RCLK signal, the elastic stores should be reset.

17. HDLC CONTROLLER

The DS21Q42 has an enhanced HDLC controller configurable for use with the Facilities Data Link or DS0s. There are 64-byte buffers in both the transmit and receive paths. The user can select any DS0 or multiple DS0s as well as any specific bits within the DS0(s) to pass through the HDLC controller. See Figure 24-15 for details on formatting the transmit side. Note that TBOC.6 = 1 and TDC1.7 = 1 cannot exist without corrupting the data in the FDL. For use with the FDL, see section 19.1. See Table 18-1 for configuring the transmit HDLC controller.

Four new registers were added for the enhanced functionality of the HDLC controller; RDC1, RDC2, TDC1, and TDC2. Note that the BOC controller is functional when the HDLC controller is used for DS0s. Section 19 contains all of the HDLC and BOC registers and information on FDL/Fs Extraction and Insertion with and without the HDLC controller.

Function	TBOC.6	TDC1.7	TCR1.2					
DS0(s)	0	1	1 or 0					
FDL	1	0	1					
Disable	0	0	1 or 0					

TRANSMIT HDLC CONFIGURATION Table 17-1

18.1 HDLC FOR DS0S

When using the HDLC controllers for DS0s, the same registers shown in section 19 will be used except for the TBOC and RBOC registers and bits HCR.7, HSR.7, and HIMR.7. As a basic guideline for interpreting and sending HDLC messages and BOC messages, the following sequences can be applied.

RECEIVE A HDLC MESSAGE

- 1. Enable RPS interrupts
- 2. Wait for interrupt to occur
- 3. Disable RPS interrupt and enable either RPE, RNE, or RHALF interrupt
- 4. Read RHIR to obtain REMPTY status
 - A. If REMPTY=0, then record OBYTE, CBYTE, and POK bits and then read the FIFO A1. If CBYTE=0 then skip to step 5
 - A2. If CBYTE=1 then skip to step 7
 - B. If REMPTY=1, then skip to step 6
- 5. Repeat step 4
- 6. Wait for interrupt, skip to step 4
- 7. If POK=0, then discard whole packet, if POK=1, accept the packet
- 8. Disable RPE, RNE, or RHALF interrupt, enable RPS interrupt and return to step 1

TRANSMIT A HDLC MESSAGE

- 1. Make sure HDLC controller is done sending any previous messages and is current sending flags by checking that the FIFO is empty by reading the TEMPTY status bit in the THIR register
- 2. Enable either the THALF or TNF interrupt
- 3. Read THIR to obtain TFULL status
 - A. If TFULL=0, then write a byte into the FIFO and skip to next step (special case occurs when the last byte is to be written, in this case set TEOM=1 before writing the byte and then skip to step 6)B. If TFULL=1, then skip to step 5
- 4. Repeat step 3
- 5. Wait for interrupt, skip to step 3
- 6. Disable THALF or TNF interrupt and enable TMEND interrupt
- 7. Wait for an interrupt, then read TUDR status bit to make sure packet was transmitted correctly.

18. FDL/Fs EXTRACTION AND INSERTION

Each Framer/Formatter has the ability to extract/insert data from/ into the Facility Data Link (FDL) in the ESF framing mode and from/into Fs-bit position in the D4 framing mode. Since SLC-96 utilizes the Fsbit position, this capability can also be used in SLC-96 applications. The DS21Q42 contains a complete HDLC and BOC controller for the FDL and this operation is covered in Section 19.1. To allow for backward compatibility between the DS21Q42 and earlier devices, the DS21Q42 maintains some legacy functionality for the FDL and this is covered in Section 19.2. Section 19.3 covers D4 and SLC-96 operation. Please contact the factory for a copy of C language source code for implementing the FDL on the DS21Q42.

19.1 HDLC AND BOC CONTROLLER FOR THE FDL

19.1.1 General Overview

The DS21Q42 contains a complete HDLC controller with 64–byte buffers in both the transmit and receive directions as well as separate dedicated hardware for Bit Oriented Codes (BOC). The HDLC controller performs all the necessary overhead for generating and receiving Performance Report Messages (PRM) as described in ANSI T1.403 and the messages as described in AT&T TR54016. The HDLC controller automatically generates and detects flags, generates and checks the CRC check sum, generates and detects abort sequences, stuffs and destuffs zeros (for transparency), and byte aligns to the HDLC data stream. The 64–byte buffers in the HDLC controller are large enough to allow a full PRM to be received or transmitted without host intervention. The BOC controller will automatically detect incoming BOC sequences and alert the host. When the BOC ceases, the DS21Q42 will also alert the host. The user can set the device up to send any of the possible 6–bit BOC codes.

There are thirteen registers that the host will use to operate and control the operation of the HDLC and BOC controllers. A brief description of the registers is shown in Table 19–1.

HDLC/BOC CONTROLLER REGISTER LIST Table 18-1

NAME	FUNCTION
HDLC Control Register (HCR)	general control over the HDLC and BOC
	controllers
HDLC Status Register (HSR)	key status information for both transmit and
	receive directions
HDLC Interrupt Mask Register (HIMR)	allows/stops status bits to/from causing an
	interrupt
Receive HDLC Information Register (RHIR)	status information on receive HDLC controller
Receive BOC Register (RBOC)	status information on receive BOC controller
Receive HDLC FIFO Register (RHFR)	access to 64-byte HDLC FIFO in receive
	direction
Receive HDLC DS0 Control Register 1 (RDC1)	controls the HDLC function when used on DS0
Receive HDLC DS0 Control Register 2 (RDC2)	channels
Transmit HDLC Information Register (THIR)	status information on transmit HDLC controller
Transmit BOC Register (TBOC)	enables/disables transmission of BOC codes
Transmit HDLC FIFO Register (THFR)	access to 64-byte HDLC FIFO in transmit
	direction
Transmit HDLC DS0 Control Register 1 (TDC1)	controls the HDLC function when used on DS0
Transmit HDLC DS0 Control Register 2 (TDC2)	channels

19.1.2 Status Register for the HDLC

Four of the HDLC/BOC controller registers (HSR, RHIR, RBOC, and THIR) provide status information. When a particular event has occurred (or is occurring), the appropriate bit in one of these four registers will be set to a one. Some of the bits in these four HDLC status registers are latched and some are real time bits that are not latched. Section 19.1.4 contains register descriptions that list which bits are latched and which are not. With the latched bits, when an event occurs and a bit is set to a one, it will remain set until the user reads that bit. The bit will be cleared when it is read and it will not be set again until the event has occurred again. The real time bits report the current instantaneous conditions that are occurring and the history of these bits is not latched.

Like the other status registers in the DS21Q42, the user will always proceed a read of any of the four registers with a write. The byte written to the register will inform the DS21Q42 which of the latched bits the user wishes to read and have cleared (the real time bits are not affected by writing to the status register). The user will write a byte to one of these registers, with a one in the bit positions he or she wishes to read and a zero in the bit positions he or she does not wish to obtain the latest information on. When a one is written to a bit location, the read register will be updated with current value and it will be cleared. When a zero is written to a bit position, the read register will not be updated and the previous value will be held. A write to the status and information registers will be immediately followed by a read of the same register. The read result should be logically AND'ed with the mask byte that was just written and this value should be written back into the same register to insure that bit does indeed clear. This second write step is necessary because the alarms and events in the status registers occur asynchronously in respect to their access via the parallel port. This write–read–write (for polled driven access) or write–read (for interrupt driven access) scheme allows an external microcontroller or microprocessor to individually poll certain bits without disturbing the other bits in the register. This operation is key in controlling the DS21Q42 with higher–order software languages.

Like the SR1 and SR2 status registers, the HSR register has the unique ability to initiate a hardware interrupt via the INT* output pin. Each of the events in the HSR can be either masked or unmasked from the interrupt pin via the HDLC Interrupt Mask Register (HIMR). Interrupts will force the INT* pin low when the event occurs. The INT* pin will be allowed to return high (if no other interrupts are present) when the user reads the event bit that caused the interrupt to occur.

BASIC OPERATION DETAILS

To allow the framer to properly source/receive data from/to the HDLC and BOC controller the legacy FDL circuitry (which is described in Section 19.2) should be disabled and the following bits should be programmed as shown:

TCR1.2 = 1 (source FDL data from the HDLC and BOC controller) TBOC.6 = 1 (enable HDLC and BOC controller) CCR2.5 = 0 (disable SLC-96 and D4 Fs-bit insertion) CCR2.4 = 0 (disable legacy FDL zero stuffer) CCR2.1 = 0 (disable SLC-96 reception) CCR2.0 = 0 (disable legacy FDL zero stuffer) IMR2.4 = 0 (disable legacy receive FDL buffer full interrupt) IMR2.3 = 0 (disable legacy transmit FDL buffer empty interrupt) IMR2.2 = 0 (disable legacy FDL match interrupt) IMR2.1 = 0 (disable legacy FDL abort interrupt).

As a basic guideline for interpreting and sending both HDLC messages and BOC messages, the following sequences can be applied:

RECEIVE A HDLC MESSAGE OR A BOC

- 1. Enable RBOC and RPS interrupts
- 2. Wait for interrupt to occur
- 3. If RBOC=1, then follow steps 5 and 6
- 4. If RPS=1, then follow steps 7 through 12
- 5. If LBD=1, a BOC is present, then read the code from the RBOC register and take action as needed
- 6. If BD=0, a BOC has ceased, take action as needed and then return to step 1
- 7. Disable RPS interrupt and enable either RPE, RNE, or RHALF interrupt
- 8. Read RHIR to obtain REMPTY status a. if REMPTY=0, then record OBYTE, CBYTE, and POK bits and then read the FIFO a1. if CBYTE=0 then skip to step 9 a2. if CBYTE=1 then skip to step 11 b. if REMPTY=1, then skip to step 10
- 9. Repeat step 8
- 10. Wait for interrupt, skip to step 8
- 11. If POK=0, then discard whole packet, if POK=1, accept the packet 12, disable RPE, RNE, or RHALF interrupt, enable RPS interrupt and return to step 1.

TRANSMIT A HDLC MESSAGE

- 1. Make sure HDLC controller is done sending any previous messages and is current sending flags by checking that the FIFO is empty by reading the TEMPTY status bit in the THIR register
- 2. Enable either the THALF or TNF interrupt
- 3. Read THIR to obtain TFULL status a. if TFULL=0, then write a byte into the FIFO and skip to next step (special case occurs when the last byte is to be written, in this case set TEOM=1 before writing the byte and then skip to step 6) b. if TFULL=1, then skip to step 5
- 4. Repeat step 3
- 5. Wait for interrupt, skip to step 3
- 6. Disable THALF or TNF interrupt and enable TMEND interrupt
- 7. Wait for an interrupt, then read TUDR status bit to make sure packet was transmitted correctly.

TRANSMIT A BOC

- 1. Write 6–bit code into TBOC
- 2. Set SBOC bit in TBOC=1

19.1.3 HDLC/BOC Register Description

HCR: HDLC CONTROL REGISTER (Address = 00 Hex)

(MSB)			-		-		(LSB)		
RBR	RHR	TFS	THR	TABT	TEOM	TZSD	TCRCD		
SYMBOL POSITION			NAME AND DESCRIPTION						
RBR HCR.7			Receive BOC Reset. A 0 to 1 transition will reset the BOC circuitry. Must be cleared and set again for a subsequent reset.						
RHR HCR.6		HCR.6		troller. Must	A 0 to 1 transi be cleared and				

		DS21FT42/DS21FF42
SYMBOL	POSITION	NAME AND DESCRIPTION
TFS	HCR.5	Transmit Flag/Idle Select. 0 = 7Eh 1 = FFh
THR	HCR.4	Transmit HDLC/BOC Reset. A 0 to 1 transition will reset both the HDLC controller and the transmit BOC circuitry. Must be cleared and set again for a subsequent reset.
TABT	HCR.3	Transmit Abort. A 0 to 1 transition will cause the FIFO contents to be dumped and one FEh abort to be sent followed by 7Eh or FFh flags/idle until a new packet is initiated by writing new data into the FIFO. Must be cleared and set again for a subsequent abort to be sent.
TEOM	HCR.2	Transmit End of Message. Should be set to a one just before the last data byte of a HDLC packet is written into the transmit FIFO at THFR. The HDLC controller will clear this bit when the last byte has been transmitted.
TZSD	HCR.1	Transmit Zero Stuffer Defeat. Overrides internal enable. 0 = enable the zero stuffer (normal operation) 1 = disable the zero stuffer
TCRCD	HCR.0	Transmit CRC Defeat. 0 = enable CRC generation (normal operation) 1 = disable CRC generation

HSR: HDLC STATUS REGISTER (Address = 01 Hex)

(MSB)			· ·				(LSB)		
RBOC	RPE	RPS	RHALF	RNE	THALF	TNF	TMEN D		
SYMBO	L PO	OSITION	NAME AND DESCRIPTION						
RBOC		HSR.7	Receive BOC Detector Change of State. Set whenever the BOC detector sees a change of state from a BOC Detected to a No Valid Code seen or vice versa. The setting of this bit prompt the user to read the RBOC register for details.						
RPE	RPE HSR.6			Receive Packet End. Set when the HDLC controller detects either the finish of a valid message (i.e., CRC check complete) or when the controller has experienced a message fault such as a CRC checking error, or an overrun condition, or an abort has been seen. The setting of this bit prompts the user to read the RHIR register for details.					
RPS	RPS HSR.5			Receive Packet Start . Set when the HDLC controller detects an opening byte. The setting of this bit prompts the user to read the RHIR register for details.					
RHALF HSR.4			Receive FIFO Half Full. Set when the receive 64–byte FIFO fills beyond the half way point. The setting of this bit prompts the user to read the RHIR register for details.						

		DS21FT42/DS21FF42
SYMBOL	POSITION	NAME AND DESCRIPTION
RNE	HSR.3	Receive FIFO Not Empty. Set when the receive 64-byte FIFO has at least one byte available for a read. The setting of this bit prompts the user to read the RHIR register for details.
THALF	HSR.2	Transmit FIFO Half Empty. Set when the transmit 64 byte FIFO empties beyond the half way point. The setting of this bit prompts the user to read the THIR register for details.
TNF	HSR.1	Transmit FIFO Not Full. Set when the transmit 64-byte FIFO has at least one byte available. The setting of this bit prompts the user to read the THIR register for details.
TMEND	HSR.0	Transmit Message End. Set when the transmit HDLC controller has finished sending a message. The setting of this bit prompts the user to read the THIR register for details.

NOTE:

The RBOC, RPE, RPS, and TMEND bits are latched and will be cleared when read.

(MSB)							(LSB)
RBOC	RPE	RPS	RHALF	RNE	THALF	TNF	TMEND
SYMB()L	POSITION	NAME A	ND DESCR	IPTION		
RBOO	2	HIMR.7			r Change of S	State.	
				ipt masked			
RPE		HIMR.6		pt enabled acket End.			
IU L		iniviit.0		ipt masked			
				ipt enabled			
RPS		HIMR.5		acket Start.			
				pt masked			
RHAL	F	HIMR.4		IFO Half Fi	ıll.		
				ipt masked			
				pt enabled			
RNE		HIMR.3		IFO Not En	npty.		
				pt masked			
THAL	F	HIMR.2		FIFO Half	Empty.		
				ipt masked	I J		
			1 = interru	pt enabled			

HIMR: HDLC INTERRUPT MASK REGISTER (Address = 02 Hex)

SYMBOL	POSITION	NAME AND DESCRIPTION	
TNF	HIMR.1	Transmit FIFO Not Full.	
		0 = interrupt masked	
		1 = interrupt enabled	
TMEND	HIMR.0	Transmit Message End.	
		0 = interrupt masked	
		1 = interrupt enabled	

RHIR: RECEIVE HDLC INFORMATION REGISTER (Address = 03 Hex)

(MSB)							(LSB)		
RABT	RCRCE	ROVR	RVM	REMPTY	POK	CBYTE	OBYTE		
SYMI	SYMBOL POSITION		NAME AND DESCRIPTION						
RA	RABT RHIR.7		Abort Sequence Detected. Set whenever the HDLC controller sees 7 or more ones in a row.						
RCR	CE	RHIR.6	CRC Error. Set when the CRC checksum is in error.						
RO	ROVR RHIR.5		Overrun. Set when the HDLC controller has attempted to write a byte into an already full receive FIFO.						
RV	RVM R		Valid Message. Set when the HDLC controller has detected and checked a complete HDLC packet.						
REM	REMPTY RHIR.3		Empty. A real-time bit that is set high when the receive FIFO is empty.						
РО	POK RHIR.2			Packet OK. Set when the byte available for reading in the receive FIFO at RHFR is the last byte of a valid message (and hence no abort was seen, no overrun occurred, and the CRC was correct).					
СВҮ	CBYTE RHIR.1		Closing Byte. Set when the byte available for reading in the receive FIFO at RHFR is the last byte of a message (whether the message was valid or not).						
OBYTE RHIR.0		Opening Byte. Set when the byte available for reading in the receive FIFO at RHFR is the first byte of a message.							

NOTE:

The RABT, RCRCE, ROVR, and RVM bits are latched and will be cleared when read.

RBOC: RECEIVE BIT ORIENTED CODE REGISTER (Address = 04 Hex)									
(MSB)							(LSB)		
LBD	BD	BOC5	BOC4	BOC3	BOC2	BOC1	BOC0		
SYMBOL POSITION			NAME AI	NAME AND DESCRIPTION					
LBD RBOC.7 Latched BOC Detected. A latched version of the E bit (RBOC.6). Will be cleared when read.					e BD status				
BD		RBOC.6	· · · · · · · · · · · · · · · · · · ·	BOC Detected. A real-time bit that is set high when the					
				ctor is present OC is curren		1	e and set low		
BOC5		RBOC.5	BOC Bit 5. Last bit received of the 6-bit code word.						
BOC4	ļ	RBOC.4	BOC Bit 4	I .					
BOC3	BOC3 RBOC.3 BOC Bit 3.								
BOC2		RBOC.2	BOC Bit 2	2.					
BOC1		RBOC.1	BOC Bit 1	l .					
BOC0)	RBOC.0	BOC Bit (). First bit re	ceived of the	6-bit code w	ord.		

NOTE:

- 1. The LBD bit is latched and will be cleared when read.
- 2. The RBOC0 to RBOC5 bits display the last valid BOC code verified; these bits will be set to all ones on reset.

RHFR: RECEIVE HDLC FIFO (Address = 05 Hex)

(MSB)			-	_			(LSB)
HDLC7	HDLC6	HDLC5	HDLC4	HDLC3	HDLC2	HDLC1	HDLC0
SYMBOL POSITION		NAME AND DESCRIPTION					
HDLC	7	RHFR.7	HDLC Dat	ta Bit 7. MSI	B of a HDLC	packet data b	vyte.
HDLCe	5	RHFR.6	HDLC Dat	ta Bit 6.		•	-
HDLC	5	RHFR.5	HDLC Dat	ta Bit 5.			
HDLC4	1	RHFR.4	HDLC Dat	ta Bit 4.			
HDLC3	3	RHFR.3	HDLC Dat	ta Bit 3.			
HDLC2	2	RHFR.2	HDLC Dat	ta Bit 2.			
HDLC	l :	RHFR.1	HDLC Dat	ta Bit 1.			
HDLC()	RHFR.0	HDLC Dat	ta Bit 0. LSB	of a HDLC p	acket data by	,te.

THIR: TRANSMIT HDLC INFORMATION (Address = 06 Hex) (MSB)

(MSB)		(LSB)						
	- –	– – TEMPTY TFULL TUDR						
SYMBOL	SYMBOL POSITION NAME AND DESCRIPTION							
_	THIR.7	Not Assigned. Could be any value when read.						
_	THIR.6	Not Assigned. Could be any value when read.						
_	THIR.5	Not Assigned. Could be any value when read.						
_	THIR.4	Not Assigned. Could be any value when read.						
_	THIR.3	Not Assigned. Could be any value when read.						
TEMPTY	THIR.2	8						
		when the FIFO is empty.						
TFULL	THIR.1	Transmit FIFO Full. A real-time bit that is set high when						
		the FIFO is full.						
TUDR	THIR.0	Transmit FIFO Underrun. Set when the transmit FIFO						
		unwantedly empties out and an abort is automatically sent.						
		-						

NOTE:

BOC0

The TUDR bit is latched and will be cleared when read.

TBOC.0

TBOC: TRANSMIT BIT ORIENTED CODE (Address = 07 Hex)									
(MSB)							(LSB)		
SBOC	HBEN	BOC5	BOC4	BOC3	BOC2	BOC1	BOC0		
SYMBO	SYMBOL POSITIO		NAME AND DESCRIPTION						
SBOC		TBOC.7	Send BOC. Rising edge triggered. Must be transitioned from a 0 to a 1 transmit the BOC code placed in the BOC0 to BOC5 bits instead of data from the HDLC controller.						
HBEN		TBOC.6	Transmit HDLC & BOC Controller Enable. 0 = source FDL data from the TLINK pin 1 = source FDL data from the onboard HDLC and BOC controller				BOC		
BOC5		TBOC.5	BOC Bit 5. Last bit transmitted of the 6–bit code word.						
BOC4		TBOC.4	BOC Bit 4.						
BOC3		TBOC.3	BOC Bit 3	5.					
BOC2		TBOC.2	BOC Bit 2	2.					
BOC1		TBOC.1	BOC Bit 1						

07 1101

BOC Bit 0. First bit transmitted of the 6-bit code word.

THFR: TRANSMIT HDLC FIFO (Address = 08 Hex)

(MSB)			•				(LSB)
HDLC7	HDLC6	HDLC5	HDLC4	HDLC3	HDLC2	HDLC1	HDLC0
SYMBO	DL PO	OSITION	NAME AN	D DESCRIP	TION		
HDLC	7	THFR.7	HDLC Dat	ta Bit 7. MSI	B of a HDLC	packet data b	yte.
HDLCe	5	THFR.6	HDLC Dat	ta Bit 6.		-	-
HDLC	5	THFR.5	HDLC Dat	ta Bit 5.			
HDLC4	1	THFR.4	HDLC Dat	ta Bit 4.			
HDLC3	3	THFR.3	HDLC Dat	ta Bit 3.			
HDLC2	2	THFR.2	HDLC Dat	ta Bit 2.			
HDLC	l	THFR.1	HDLC Dat	ta Bit 1.			
HDLC)	THFR.0	HDLC Dat	ta Bit 0. LSB	of a HDLC p	acket data by	vte.

RDC1: RECEIVE HDLC DS0 CONTROL REGISTER 1 (Address = 90 Hex)

(MSB)							(LSB)
RDS0E	-	RDS0M	RD4	RD3	RD2	RD1	RD0
SYMBOL	PC	OSITION	NAME AN	D DESCRIP	TION		
RDS0E]	RDC1.7		0 Enable. eive HDLC co eive HDLC co			50
- RDS0M		RDC1.6 RDC1.5	DS0 Select 0 = utilize to channel to	the RD0 to RI use. the RCHBLK	D4 bits to sele	C C	
RD4 RD3 RD2 RD1 RD0]]]	RDC1.4 RDC1.3 RDC1.2 RDC1.1 RDC1.0	DS0 Chan DS0 Chan DS0 Chan	nel Select Bit nel Select Bit nel Select Bit nel Select Bit nel Select Bit	3. 2. 1.		

RDC2: RECEIVE HDLC DS0 CONTROL REGISTER 2 (Address = 91 Hex)

(MSB)					\		(LSB)
RDB8	RDB7	RDB6	RDB5	RDB4	RDB3	RDB2	RDB1
SYMBO	L PO	OSITION	NAME AN	D DESCRIP	TION		
RDB8		RDC2.7		Suppress Ena t from being u		the DS0. Se	et to one to
RDB7		RDC2.6	DS0 Bit 7 Steing used.	Suppress Ena	able. Set to o	ne to stop thi	s bit from
RDB6		RDC2.5	DS0 Bit 6 Stephen being used.	Suppress Ena	able. Set to o	ne to stop thi	s bit from
RDB5		RDC2.4	DS0 Bit 5 Steing used.	Suppress Ena	able. Set to o	ne to stop thi	s bit from
RDB4		RDC2.3	DS0 Bit 4 Steering used.	Suppress Ena	able. Set to of	ne to stop thi	s bit from
RDB3		RDC2.2	DS0 Bit 3 Steing used.	Suppress Ena	able. Set to o	ne to stop thi	s bit from
RDB2		RDC2.1	DS0 Bit 2 S being used.	Suppress Ena	able. Set to o	ne to stop thi	s bit from
RDB1		RDC2.0		Suppress Ena t from being u		the DS0. Set	t to one to

TDC1: TRANSMIT HDLC DS0 CONTROL REGISTER 1 (Address = 92 Hex)

					•		,
(MSB)							(LSB)
TDS0E	-	TDS0M	TD4	TD3	TD2	TD1	TD0
SYMBO	DL PO	OSITION	NAME AN	D DESCRIP	TION		
TDS0F	Ξ	TDC1.7		smit HDLC c		the FDL. one or more D	DS0
- TDS0N		TDC1.6 TDC1.5	DS0 Select 0 = utilize to channel to	he TD0 to TI use. he TCHBLK	D4 bits to sele	ct which sing ers to select w	
TD4 TD3 TD2 TD1 TD0		TDC1.4 TDC1.3 TDC1.2 TDC1.1 TDC1.0	DS0 Chan DS0 Chan DS0 Chan DS0 Chan DS0 Chan	nel Select Bit nel Select Bit nel Select Bit nel Select Bit	3. 2. 1.	ne DS0 chann e DS0 channe	

TDC2: TRANSMIT HDLC DS0 CONTROL REGISTER 2 (Address = 93 Hex)

(MSB)							(LSB)
TDB8	TDB7	TDB6	TDB5	TDB4	TDB3	TDB2	TDB1
SYMBO	DL PO	OSITION	NAME AN	D DESCRIP	TION		
TDB8		TDC2.7		Suppress Ena t from being u		the DS0. Se	t to one to
TDB7		TDC2.6	DS0 Bit 7 S being used.	Suppress Ena	ble. Set to or	ne to stop this	s bit from
TDB6		TDC2.5	DS0 Bit 6 Steing used.	Suppress Ena	ble. Set to or	ne to stop this	s bit from
TDB5		TDC2.4	DS0 Bit 5 Steing used.	Suppress Ena	ble. Set to or	ne to stop this	s bit from
TDB4		TDC2.3	DS0 Bit 4 S being used.	Suppress Ena	ble. Set to or	ne to stop this	s bit from
TDB3		TDC2.2	DS0 Bit 3 S being used.	Suppress Ena	ble. Set to or	ne to stop this	s bit from
TDB2		TDC2.1	DS0 Bit 2 S being used.	Suppress Ena	ble. Set to or	ne to stop this	s bit from
TDB1		TDC2.0		Suppress Ena t from being u		the DS0. Set	to one to

19.2 LEGACY FDL SUPPORT

19.2.1 Overview

The DS21Q42 maintains the circuitry that existed in the previous generation of Dallas Semiconductor's single chip transceivers and quad framers. Section 19.2 covers the circuitry and operation of this legacy functionality. In new applications, it is recommended that the HDLC controller and BOC controller described in Section 19.1 be used. On the receive side, it is possible to have both the new HDLC/BOC controller and the legacy hardware working at the same time. However this is not possible on the transmit side since their can be only one source the of the FDL data internal to the device.

19.2.2 Receive Section

In the receive section, the recovered FDL bits or Fs bits are shifted bit-by-bit into the Receive FDL register (RFDL). Since the RFDL is 8 bits in length, it will fill up every 2 ms (8 times 250 us). The framer will signal an external microcontroller that the buffer has filled via the SR2.4 bit. If enabled via IMR2.4, the INT* pin will toggle low indicating that the buffer has filled and needs to be read. The user has 2 ms to read this data before it is lost. If the byte in the RFDL matches either of the bytes programmed into the RMTCH1 or RMTCH2 registers, then the SR2.2 bit will be set to a one and the INT* pin will toggled low if enabled via IMR2.2. This feature allows an external microcontroller to ignore the FDL or Fs pattern until an important event occurs.

The framer also contains a zero destuffer, which is controlled via the CCR2.0 bit. In both ANSI T1.403 and TR54016, communications on the FDL follows a subset of a LAPD protocol. The LAPD protocol states that no more than 5 ones should be transmitted in a row so that the data does not resemble an opening or closing flag (0111110) or an abort signal (1111111). If enabled via CCR2.0, the DS21Q42

will automatically look for 5 ones in a row, followed by a zero. If it finds such a pattern, it will automatically remove the zero. If the zero destuffer sees six or more ones in a row followed by a zero, the zero is not removed. The CCR2.0 bit should always be set to a one when the DS21Q42 is extracting the FDL. More on how to use the DS21Q42 in FDL applications in this legacy support mode is covered in a separate Application Note.

RFDL: RECEIVE FDL REGISTER (Address = 28 Hex)

RFDL.0

(MSB)			-		-		(LSB)
RFDL7	RFDL6	RFDL5	RFDL4	RFDL3	RFDL2	RFDL1	RFDL0
SYMBO	DL PO	OSITION	NAME AN	D DESCRIP	TION		
RFDL7	7	RFDL.7	MSB of the	Received FD	DL Code		

The Receive FDL Register (RFDL) reports the incoming Facility Data Link (FDL) or the incoming Fs bits. The LSB is received first.

LSB of the Received FDL Code

RMTCH1: RECEIVE FDL MATCH REGISTER 1 (Address = 29 Hex) RMTCH2: RECEIVE FDL MATCH REGISTER 2 (Address = 2A Hex)

(MSB)							(LSB)
RMFDL7	RMFDL6	RMFDL5	RMFDL4	RMFDL3	RMFDL2	RMFDL1	RMFDL0
SYMBC RMFDL	.7 R	OSITION MTCH1.7 MTCH2.7		ND DESCRI			
RMFDI	-	MTCH1.0 MTCH2.0	LSB of the	e FDL Match	Code		

When the byte in the Receive FDL Register matches either of the two Receive FDL Match Registers (RMTCH1/RMTCH2), SR2.2 will be set to a one and the INT* will go active if enabled via IMR2.2.

19.2.3 Transmit Section

RFDL0

The transmit section will shift out into the T1 data stream, either the FDL (in the ESF framing mode) or the Fs bits (in the D4 framing mode) contained in the Transmit FDL register (TFDL). When a new value is written to the TFDL, it will be multiplexed serially (LSB first) into the proper position in the outgoing T1 data stream. After the full 8 bits has been shifted out, the framer will signal the host microcontroller that the buffer is empty and that more data is needed by setting the SR2.3 bit to a one. The INT* will also toggle low if enabled via IMR2.3. The user has 2 ms to update the TFDL with a new value. If the TFDL is not updated, the old value in the TFDL will be transmitted once again. The framer also contains a zero stuffer, which is controlled via the CCR2.4 bit. In both ANSI T1.403 and TR54016, communications on the FDL follows a subset of a LAPD protocol. The LAPD protocol states that no more than 5 ones should be transmitted in a row so that the data does not resemble an opening or closing flag (0111110) or an abort signal (1111111). If enabled via CCR2.4, the framer will automatically look for 5 ones in a row. If it finds such a pattern, it will automatically insert a zero after the five ones.

The CCR2.0 bit should always be set to a one when the framer is inserting the FDL. More on how to use the DS21Q42 in FDL applications is covered in a separate Application Note.

TFDL: TRANSMIT FDL REGISTER (Address = 7E Hex)

[Also used to insert Fs framing pattern in D4 framing mode; see Section 19.3]

(MSB)		01	C	,	-		(LSB)
TFDL7	TFDL6	TFDL5	TFDL4	TFDL3	TFDL2	TFDL1	TFDL0
SYMBO	DL PO	OSITION	NAME AN	D DESCRIP	TION		
TFDL7 TFDL0		TFDL.7 TFDL.0	MSB of the FDL code to be transmitted LSB of the FDL code to be transmitted				

The Transmit FDL Register (TFDL) contains the Facility Data Link (FDL) information that is to be inserted on a byte basis into the outgoing T1 data stream. The LSB is transmitted first.

19.3 D4/SLC-96 OPERATION

In the D4 framing mode, the framer uses the TFDL register to insert the Fs framing pattern. To allow the device to properly insert the Fs framing pattern, the TFDL register at address 7Eh must be programmed to 1Ch and the following bits must be programmed as shown: TCR1.2=0 (source Fs data from the TFDL register) CCR2.5=1 (allow the TFDL register to load on multiframe boundaries)

Since the SLC–96 message fields share the Fs–bit position, the user can access the these message fields via the TFDL and RFDL registers. Please see the separate Application Note for a detailed description of how to implement a SLC–96

19. PROGRAMMABLE IN–BAND CODE GENERATION AND DETECTION

Each framer in the DS21Q42 has the ability to generate and detect a repeating bit pattern that is from one to eight bits in length. To transmit a pattern, the user will load the pattern to be sent into the Transmit Code Definition (TCD) register and select the proper length of the pattern by setting the TC0 and TC1 bits in the In–Band Code Control (IBCC) register. Once this is accomplished, the pattern will be transmitted as long as the TLOOP control bit (CCR3.1) is enabled. Normally (unless the transmit formatter is programmed to not insert the F–bit position) the framer will overwrite the repeating pattern once every 193 bits to allow the F–bit position to be sent. See Figure 24-15 for more details. As an example, if the user wished to transmit the standard "loop up" code for Channel Service Units which is a repeating pattern of …10000100001... then 80h would be loaded into TDR and the length would set to 5 bits.

Each framer can detect two separate repeating patterns to allow for both a "loop up" code and a "loop down" code to be detected. The user will program the codes to be detected in the Receive Up Code Definition (RUPCD) register and the Receive Down Code Definition (RDNCD) register and the length of each pattern will be selected via the IBCC register. The framer will detect repeating pattern codes in both framed and unframed circumstances with bit error rates as high as 10**-2. The code detector has a nominal integration period of 48 ms. Hence, after about 48 ms of receiving either code, the proper status bit (LUP at SR1.7 and LDN at SR1.6) will be set to a one. Normally codes are sent for a period of 5 seconds. It is recommend that the software poll the framer every 100 ms to 1000 ms until 5 seconds has elapsed to insure that the code is continuously present.

IBCC: IN–BAND CODE CONTROL REGISTER (Address=12 Hex)

(MSB)							(LSB)
TC1	TC0	RUP2	RUP1	RUP0	RDN2	RDN1	RDN0
SYMBO	DL PO	OSITION	NAME AN	ND DESCRII	PTION		
TC1		IBCC.7	Transmit	Code Length	Definition B	Bit 1. See Tal	ole 20–1
TC0		IBCC.6	Transmit	Code Length	Definition B	Bit 0. See Tab	ole 20–1
RUP2		IBCC.5	Receive U	p Code Leng	th Definition	Bit 2. See T	able 20–2
RUP1		IBCC.4	Receive U	p Code Leng	th Definition	Bit 1. See T	able 20–2
RUP0		IBCC.3	Receive U	p Code Leng	th Definition	Bit 0. See T	able 20–2
RDN2		IBCC.2	Receive D	own Code Le	ngth Definit	ion Bit 2. Se	e Table
			20–2		2		
RDN1		IBCC.1	Receive D	own Code Le	ngth Definit	ion Bit 1. Se	e Table
					5		

RDN0IBCC.020-2Receive Down Code Length Definition Bit 0. See Table
20-2

Table 19-1

TC1	TC0	LENGTH SELECTED
0	0	5 bits
0	1	6 bits / 3 bits
1	0	7 bits
1	1	8 bits / 4 bits / 2 bits / 1 bits

RECEIVE CODE LENGTH Table 19-2

RUP2/ RDN2	RUP1/ RDN1	RUP0/ RDN0	LENGTH SELECTED
0	0	0	1 bits
0	0	1	2 bits
0	1	0	3 bits
0	1	1	4 bits
1	0	0	5 bits
1	0	1	6 bits
1	1	0	7 bits
1	1	1	8 bits

TCD: TRA	NSMIT CO	DDE DEFI	NITION RE	GISTER (Address=	13 Hex)		
(MSB)							(LSB)	
C7	C6	C5	C4	C3	C2	C1	C0	
SYMBO	DL PO	OSITION	NAME AN	D DESCRII	PTION			
C7		TCD.7	Transmit (pattern.	Code Definit	ion Bit 7. Firs	st bit of the r	epeating	
C6		TCD.6	Transmit Code Definition Bit 6.					
C5		TCD.5	Transmit (Code Definit	ion Bit 5.			
C4		TCD.4	Transmit (Code Definit	ion Bit 4.			
C3		TCD.3	Transmit (Code Definit	ion Bit 3.			
C2		TCD.2	Transmit length is se		ion Bit 2. A I	Don't Care if	a 5 bit	
C1		TCD.1	Transmit bit length is		ion Bit 1. A I	Don't Care if	a 5 or 6	
C0		TCD.0	Transmit bit length is		ion Bit 0. A I	Don't Care if	a 5, 6 or 7	

RUPCD: RECEIVE UP CODE DEFINITION REGISTER (Address=14 Hex)

(MSB)					-		(LSB)
C7	C6	C5	C4	C3	C2	C1	C0
SYMBO)L P(OSITION	NAME AN	D DESCRI	PTION		
C7	F	RUPCD.7	Receive Up pattern.	o Code Defin	ition Bit 7. F	irst bit of the	repeating
C6	F	RUPCD.6	Receive Up length is se		ition Bit 6. A	Don't Care	if a 1 bit
C5	F	RUPCD.5	Receive Up bit length is		ition Bit 5. A	Don't Care	if a 1 or 2
C4	F	RUPCD.4	Receive Up bit length is		ition Bit 4. A	Don't Care	if a 1 to 3
C3	F	RUPCD.3	Receive Up bit length is		ition Bit 3. A	Don't Care	if a 1 to 4
C2	F	RUPCD.2	Receive Up bit length is		ition Bit 2. A	Don't Care	if a 1 to 5
C1	F	RUPCD.1	Receive Up bit length is		ition Bit 1. A	Don't Care	if a 1 to 6
C0	F	RUPCD.0	Receive Up bit length is		ition Bit 0. A	Don't Care	if a 1 to 7

	RECEIVE	DOWN CO	DDE DEFIN	ITION RE	GISTER (A	Address=1				
(MSB)				•	•	•	(LSB)			
C7	C6	C5	C4	C3	C2	C1	C0			
SYMBO	DL PO	OSITION	NAME AN	D DESCRII	PTION					
C7	F	RDNCD.7	Receive D repeating p		efinition Bit 7	. First bit of	the			
C6	F	RDNCD.6	1 01	own Code De	efinition Bit 6	A Don't Ca	are if a 1			
C5	F	RDNCD.5	Receive Down Code Definition Bit 5. A Don't Care if or 2 bit length is selected.				are if a 1			
C4	F	RDNCD.4		own Code De gth is selected	e finition Bit 4 1.	• A Don't Ca	are if a 1			
C3	F	RDNCD.3		own Code De gth is selected	e finition Bit 3 1.	• A Don't Ca	are if a 1			
C2	RDNCD.2		C2 RDNC		Receive Down Code Definition Bit 2. A Don't Care if to 5 bit length is selected.					
C1	F	RDNCD.1		own Code De gth is selected	e finition Bit 1 d.	. A Don't Ca	are if a 1			
C0	F	RDNCD.0		own Code De gth is selected	e finition Bit (d.	• A Don't Ca	are if a 1			

20. TRANSMIT TRANSPARENCY

Each of the 24 T1 channels in the transmit direction of the framer can be either forced to be transparent or in other words, can be forced to stop Bit 7 Stuffing and/or Robbed Signaling from overwriting the data in the channels. Transparency can be invoked on a channel by channel basis by properly setting the TTR1, TTR2, and TTR3 registers.

TTR1/TTR2/TTR3: TRANSMIT TRANSPARENCY REGISTER (Address=39 to 3B Hex)

(MSB)		,					(LSB)	_	
CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	TTR1 (39)	
CH16	CH15	CH14	CH13	CH12	CH11	CH10	CH9	TTR2 (3A)	
CH24	CH23	CH22	CH21	CH20	CH19	CH18	CH17	TTR3 (3B)	
SYMBOLS POSITIONS NAME AND DESCRIPTION									

CH1-24	TTR1.0-3.7	Transmit Transparency Registers.
		0 = this DS0 channel is not transparent
		1 = this DS0 channel is transparent

Each of the bit position in the Transmit Transparency Registers (TTR1/TTR2/TTR3) represent a DS0 channel in the outgoing frame. When these bits are set to a one, the corresponding channel is transparent (or clear). If a DS0 is programmed to be clear, no robbed bit signaling will be inserted nor will the channel have Bit 7 stuffing performed. However, in the D4 framing mode, Bit 2 will be overwritten by a zero when a Yellow Alarm is transmitted. Also the user has the option to prevent the TTR registers from

determining which channels are to have Bit 7 stuffing performed. If the TCR2.0 and TCR1.3 bits are set to one, then all 24 T1 channels will have Bit 7 stuffing performed on them regardless of how the TTR registers are programmed. In this manner, the TTR registers are only affecting which channels are to have robbed bit signaling inserted into them. Please see Figure 24-15 for more details.

21. INTERLEAVED PCM BUS OPERATION

In many architectures, the outputs of individual framers are combined into higher speed serial buses to simplify transport across the system. The DS21Q42 can be configured to allow each framer's data and signaling busses to be multiplexed into higher speed data and signaling busses eliminating external hardware saving board space and cost.

The interleaved PCM bus option supports two bus speeds and interleave modes. The 4.096 MHz bus speed allows two framers to share a common bus. The 8.192 MHz bus speed allows all four of the DS21Q42's framers to share a common bus. Framers can interleave their data either on byte or frame boundaries. Framers that share a common bus must be configured through software and require several device pins to be connected together externally (see figures 22-1 & 22-2). Each framer's elastic stores must be enabled and configured for 2.048 MHz operation. The signal RSYNC must be configured as an input on each framer.

For all bus configurations, one framer will be configured as the master device and the remaining framers on the shared bus will be configured as slave devices. Refer to the IBO register description below for more detail. In the 4.096 MHz bus configuration there is one master and one slave per bus. Figure 22-1 shows the DS21Q42 configured to support two 4.096 MHz buses. Bus 1 consists of framers 0 and 1. Bus 2 consists of framers 2 and 3. Framers 0 and 2 are programmed as master devices. Framers 1 and 3 are programmed as slave devices. In the 8.192 MHz bus configuration there is one master and three slaves. Figure 22-2 shows the DS21Q42 configured to support a 8.192 MHz bus. Framers 0 is programmed as the master device. Framers 1, 2 and 3 are programmed as slave devices. Consult timing diagrams in section 24 for additional information.

When using the frame interleave mode, all framers that share an interleaved bus must have receive signals (RPOS & RNEG) that are synchronous with each other. The received signals must originate from the same clock reference. This restriction does not apply in the byte interleave mode.


IBO: INTERLEAVE BUS OPERATION REGISTER (Address = 94 Hex)

(MSB)		(LSB)
-		- IBOEN INTSEL MSEL0 MSEL
SYMBOL	POSITION	NAME AND DESCRIPTION
-	IBO.6	Not Assigned. Should be set to 0.
-	IBO.6	Not Assigned. Should be set to 0.
-	IBO.5	Not Assigned. Should be set to 0.
-	IBO.4	Not Assigned. Should be set to 0.
IBOEN	IBO.3	Interleave Bus Operation Enable
		0 = Interleave Bus Operation disabled.
		1 = Interleave Bus Operation enabled.
INTSEL	IBO.2	Interleave Type Select
		0 = Byte interleave.
		1 = Frame interleave.
MSEL0	IBO.1	Master Device Bus Select Bit 0 See table 22-1.
MSEL1	IBO.0	Master Device Bus Select Bit 1 See table 22-1.


MASTER DEVICE BUS SELECT Table 21-1

MSEL1	MSEL0	Function
0	0	Slave device.
0	1	Master device with 1 slave device (4.096 MHz bus rate)
1	0	Master device with 3 slave devices (8.192 MHz bus rate)
1	1	Reserved

4.096 MHZ INTERLEAVED BUS EXTERNAL PIN CONNECTION EXAMPLE Figure 21-1



8.192 MHZ INTERLEAVED BUS EXTERNAL PIN CONNECTION EXAMPLE Figure 21-2



22. JTAG-BOUNDARY SCAN ARCHITECTURE AND TEST ACCESS PORT


23.1 DESCRIPTION

The DS21Q42 IEEE 1149.1 design supports the standard instruction codes SAMPLE/PRELOAD, BYPASS, and EXTEST. Optional public instructions included with this design are HIGHZ, CLAMP, and IDCODE. See Figure 23-1 for a block diagram. The DS21Q42 contains the following items, which meet the requirements, set by the IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture. *The DS21FT42 should be considered as 3 individual DS21Q42 devices. The DS21FF42 should be considered as 4 individual DS21Q42 devices.*

Test Access Port (TAP) TAP Controller Instruction Register Bypass Register Boundary Scan Register Device Identification Register The JTAG feature is only available when the DS21Q42 feature set is selected (FMS = 0). The JTAG feature is disabled when the DS21Q42 is configured for emulation of the DS21Q41B (FMS = 1). *FMS is tied to ground for the DS21FF42/DS21FT42*.Details on Boundary Scan Architecture and the Test Access Port can be found in IEEE 1149.1-1990, IEEE 1149.1a-1993, and IEEE 1149.1b-1994.

The Test Access Port has the necessary interface pins; JTRST*, JTCLK, JTMS, JTDI, and JTDO. See the pin descriptions for details.

BOUNDARY SCAN ARCHITECTURE Figure 22-1



23.2 TAP CONTROLLER STATE MACHINE

This section covers the details on the operation of the Test Access Port (TAP) Controller State Machine. Please see Figure 23.2 for details on each of the states described below.

Tap Controller

The TAP controller is a finite state machine that responds to the logic level at JTMS on the rising edge of JTCLK.

Test-Logic-Reset

Upon power up of the DS21Q42, the TAP Controller will be in the Test-Logic-Reset state. The Instruction register will contain the IDCODE instruction. All system logic of the DS21Q42 will operate normally.

Run-Test-Idle

The Run-Test-Idle is used between scan operations or during specific tests. The Instruction register and Test registers will remain idle.

Select-DR-Scan

All test registers retain their previous state. With JTMS low, a rising edge of JTCLK moves the controller into the Capture-DR state and will initiate a scan sequence. JTMS HIGH during a rising edge on JTCLK moves the controller to the Select-IR

Capture-DR

Data may be parallel-loaded into the Test Data registers selected by the current instruction. If the instruction does not call for a parallel load or the selected register does not allow parallel loads, the Test register will remain at its current value. On the rising edge of JTCLK, the controller will go to the Shift-DR state if JTMS is low or it will go to the Exit1-DR state if JTMS is high.

Shift-DR

The Test Data register selected by the current instruction will be connected between JTDI and JTDO and will shift data one stage towards its serial output on each rising edge of JTCLK. If a Test Register selected by the current instruction is not placed in the serial path, it will maintain its previous state.

Exit1-DR

While in this state, a rising edge on JTCLK with JTMS high will put the controller in the Update-DR state, and terminate the scanning process. A rising edge on JTCLK with JTMS low will put the controller in the Pause-DR state.

Pause-DR

Shifting of the test registers is halted while in this state. All Test registers selected by the current instruction will retain their previous state. The controller will remain in this state while JTMS is low. A rising edge on JTCLK with JTMS high will put the controller in the Exit2-DR state.

Exit2-DR

While in this state, a rising edge on JTCLK with JTMS high will put the controller in the Update-DR state and terminate the scanning process. A rising edge on JTCLK with JTMS low will enter the Shift-DR state.

Update-DR

A falling edge on JTCLK while in the Update-DR state will latch the data from the shift register path of the Test registers into the data output latches. This prevents changes at the parallel output due to changes in the shift register. A rising edge on JTCLK with JTMS low, will put the controller in the Run-Test-Idle state. With JTMS high, the controller will enter the Select-DR-Scan state.

Select-IR-Scan

All test registers retain their previous state. The instruction register will remain unchanged during this state. With JTMS low, a rising edge of JTCLK moves the controller into the Capture-IR state and will initiate a scan sequence for the Instruction register. JTMS high during a rising edge on JTCLK puts the controller back into the Test-Logic-Reset state.

Capture-IR

The Capture-IR state is used to load the shift register in the instruction register with a fixed value. This value is loaded on the rising edge of JTCLK. If JTMS is high on the rising edge of JTCLK, the controller will enter the Exit1-IR state. If JTMS is low on the rising edge of JTCLK, the controller will enter the Shift-IR state.

Shift-IR

In this state, the shift register in the instruction register is connected between JTDI and JTDO and shifts data one stage for every rising edge of JTCLK towards the serial output. The parallel registers, as well as all Test registers remain at their previous states. A rising edge on JTCLK with JTMS high will move the controller to the Exit1-IR state. A rising edge on JTCLK with JTMS low will keep the controller in the Shift-IR state while moving data one stage thorough the instruction shift register.

Exit1-IR

A rising edge on JTCLK with JTMS low will put the controller in the Pause-IR state. If JTMS is high on the rising edge of JTCLK, the controller will enter the Update-IR state and terminate the scanning process.

Pause-IR


Shifting of the instruction shift register is halted temporarily. With JTMS high, a rising edge on JTCLK will put the controller in the Exit2-IR state. The controller will remain in the Pause-IR state if JTMS is low during a rising edge on JTCLK.

Exit2-IR

A rising edge on JTCLK with JTMS low will put the controller in the Update-IR state. The controller will loop back to Shift-IR if JTMS is high during a rising edge of JTCLK in this state.

Update-IR

The instruction code shifted into the instruction shift register is latched into the parallel output on the falling edge of JTCLK as the controller enters this state. Once latched, this instruction becomes the current instruction. A rising edge on JTCLK with JTMS low, will put the controller in the Run-Test-Idle state. With JTMS high, the controller will enter the Select-DR-Scan state.



TAP Controller State Machine Figure 22-2

23.3 INSTRUCTION REGISTER AND INSTRUCTIONS

The instruction register contains a shift register as well as a latched parallel output and is 3 bits in length. When the TAP controller enters the Shift-IR state, the instruction shift register will be connected between JTDI and JTDO. While in the Shift-IR state, a rising edge on JTCLK with JTMS low will shift the data one stage towards the serial output at JTDO. A rising edge on JTCLK in the Exit1-IR state or the Exit2-IR state with JTMS high will move the controller to the Update-IR state The falling edge of that same JTCLK will latch the data in the instruction shift register to the instruction parallel output. Instructions supported by the DS21Q42 with their respective operational binary codes are shown in Table 23-1.

INSTRUCTION CODES FOR THE DS21352/552 IEEE 1149.1 ARCHITECTURE Table 22-1

Instruction	Selected Register	Instruction Codes
SAMPLE/PRELOAD	Boundary Scan	010
BYPASS	Bypass	111
EXTEST	Boundary Scan	000
CLAMP	Boundary Scan	011
HIGHZ	Boundary Scan	100
IDCODE	Device Identification	001

Sample/Preload

A mandatory instruction for the IEEE 1149.1 specification. This instruction supports two functions. The digital I/Os of the DS21Q42 can be sampled at the boundary scan register without interfering with the normal operation of the device by using the Capture-DR state. SAMPLE/PRELOAD also allows the DS21Q42 to shift data into the boundary scan register via JTDI using the Shift-DR state.

Extest

EXTEST allows testing of all interconnections to the DS21Q42. When the EXTEST instruction is latched in the instruction register, the following actions occur. Once enabled via the Update-IR state, the parallel outputs of all digital output pins will be driven. The boundary scan register will be connected between JTDI and JTDO. The Capture-DR will sample all digital inputs into the boundary scan register.

Bypass

When the BYPASS instruction is latched into the parallel instruction register, JTDI connects to JTDO through the 1-bit bypass test register. This allows data to pass from JTDI to JTDO not affecting the device's normal operation.

Idcode

When the IDCODE instruction is latched into the parallel instruction register, the Identification Test register is selected. The device identification code will be loaded into the Identification register on the rising edge of JTCLK following entry into the Capture-DR state. Shift-DR can be used to shift the identification code out serially via JTDO. During Test-Logic-Reset, the identification code is forced into the instruction register's parallel output. The ID code will always have a '1' in the LSB position. The next 11 bits identify the manufacturer's JEDEC number and number of continuation bytes followed by 16 bits for the device and 4 bits for the version. See Table 23-2. Table 23-3 lists the device ID codes for the DS21Q42 and DS21Q44 devices.

ID CODE STRUCTURE Table 22-2

	MSB			LSB
Contents	Version (Contact Factory)	Device ID (See Table 23-3)	JEDEC "00010100001"	"1"
Length	4 bits	16 bits	11 bits	1 bit

DEVICE ID CODES Table 22-3

DEVICE	16-BIT NUMBER
DS21Q42	0000h
DS21Q44	0001h

Highz

All digital outputs of the DS21Q42 will be placed in a high impedance state. The BYPASS register will be connected between JTDI and JTDO.

Clamp

All digital outputs of the DS21Q42 will output data from the boundary scan parallel output while connecting the bypass register between JTDI and JTDO. The outputs will not change during the CLAMP instruction.

23.4 TEST REGISTERS

IEEE 1149.1 requires a minimum of two test registers; the bypass register and the boundary scan register. An optional test register has been included with the DS21Q42 design. This test register is the identification register and is used in conjunction with the IDCODE instruction and the Test-Logic-Reset state of the TAP controller.

Boundary Scan Register

This register contains both a shift register path and a latched parallel output for all control cells and digital I/O cells and is 126 bits in length. Table 23-4 shows all of the cell bit locations and definitions.

Bypass Register

This is a single 1-bit shift register used in conjunction with the BYPASS, CLAMP, and HIGHZ instructions, which provides a short path between JTDI and JTDO.

Identification Register

The identification register contains a 32-bit shift register and a 32-bit latched parallel output. This register is selected during the IDCODE instruction and when the TAP controller is in the Test-Logic-Reset state.

BOUNDARY SCAN REGISTER DESCRIPTION Table 22-4

				1		т Г	1
MCM LEAD (DIE1)	MCM LEAD (DIE2)	MCM LEAD (DIE3)	MCM LEAD (DIE4)	SCAN REGISTER BIT	DS21Q42 DIE SYMBOL	TYPE	CONTROL BIT DESCRIPTION
B7				102	8MCLK	0	
G20	G20	G20	G20	60	A0	Ι	
H20	H20	H20	H20	59	A1	Ι	
G19	G19	G19	G19	58	A2	Ι	
H19	H19	H19	H19	57	A3	Ι	
G18	G18	G18	G18	56	A4	Ι	
H18	H18	H18	H18	55	A5	Ι	
G17	G17	G17	G17	54	A6/ALE (AS)	Ι	
H17	H17	H17	H17	37	A7	Ι	
W15	W15	W15	W15	22	BTS	Ι	
-				94	BUS.cntl	-	0 = D0-D7 or AD0-AD7 are inputs 1 = D0-D7 or AD0-AD7 are outputs
B6				100	CLKSI	Ι	
T8	Y4	Y15	E19	23	CS*	Ι	
L20	L20	L20	L20	93	D0 or AD0	I/O	
M20	M20	M20	M20	92	D1 or AD1	I/O	
L19	L19	L19	L19	91	D2 or AD2	I/O	
M19	M19	M19	M19	90	D3 or AD3	I/O	
L18	L18	L18	L18	89	D4 or AD4	I/O	
M18	M18	M18	M18	88	D5 or AD5	I/O	
L17	L17	L17	L17	87	D6 or AD6	I/O	
M17	M17	M17	M17	86	D7 or AD7	I/O	
Y14	Y14	Y14	Y14	25	FS0	Ι	
W14	W14	W14	W14	24	FS1	Ι	
G16	G16	G16	G16	53	INT*	0	
V14	V14	V14	V14	-	JTCLK	Ι	
E10	E10	E10	E10	-	JTDI	Ι	
			A19	-	JTDOF	0	
		T17			JTDOT	0	
H16	H16	H16	H16	-	JTMS	Ι	
K17	K17	K17	K17	-	JTRST*	Ι	
P17	P17	P17	P17	19	MUX	Ι	
C2	N1	Y8	D16	72	RCHBLK0	0	
G3	Y1	W12	K20	39	RCHBLK1	0	
E6	U6	V17	B18	5	RCHBLK2	0	
A8	N5	U17	B16	107	RCHBLK3	0	
A2	M3	T9	D14	76	RCLK0	Ι	
K1	V1	W10	P20	43	RCLK1	Ι	

MCM LEAD	MCM LEAD	MCM LEAD	MCM LEAD	SCAN REGISTER	DS21Q42		CONTROL BIT
(DIE1)	(DIE2)	(DIE3)	(DIE4)	BIT	DIE SYMBOL	TYPE	DESCRIPTION
D10	W6	Y18	C18	9	RCLK2	I	
B9	J3	N17	C12	111	RCLK3	I	
E18	E18	E18	E18	21	RD*/(DS*)	I	
B2	M2	U9	E14	75	RNEG0	I	
H2	V3	W11	N20	42	RNEG1	I	
D9	V7	W17	C20	8	RNEG2	I	
<u>A9</u>	P3	T20	B13	110	RNEG3	I	
<u>A1</u>	M1	T10	D15	74	RPOS0	I	
H1	W2	V11	J18	41	RPOS1	I	
H4	V5	Y19	A20	7	RPOS2	I	
<u>C9</u>	P4	R19	A14	109	RPOS3	I	
C1	P1	U11	E16	68	RSER0	0	
H3	W4	Y12	F20	33	RSER1	0	
<u>C6</u>	T7	V16	C16	1	RSER2	0	
C8	N4	T16	A12	103	RSER3	0	
D3	N2	U10	E15	73	RSIG0	0	
G2	V4	Y11	K19	40	RSIG1	0	
D4	V6	W19	C17	6	RSIG2	0	
D8	K5	U20	A15	108	RSIG3	0	
B1	N3	T11	J17	69	RSYNC0	I/O	
-				70	RSYNC0.cntl	-	0 = RSYNC0 an input 1 = RSYNC0 an output
G1	Y2	V13	J19	34	RSYNC1	I/O	•
-				35	RSYNC1.cntl	-	0 = RSYNC1 an input 1 = RSYNC1 an output
D6	U5	V15	B17	2	RSYNC2	I/O	
-				3	RSYNC2.cntl	-	0 = RSYNC2 an input 1 = RSYNC2 an output
A7	J4	P18	B12	104	RSYNC3	I/O	
-				105	RSYNC3.cntl	-	0 = RSYNC3 an input 1 = RSYNC3 an output
B5	M4	T4	E13	71	*RSYSCLK0	Ι	· ·
E2	T2	Y9	N18	38	*RSYSCLK1	Ι	
E5	Y5	U12	E20	4	*RSYSCLK2	Ι	
B8	W3	R17	C14	106	*RSYSCLK3	Ι	
D1	R1	U13	K16	65	TCLK0	Ι	

	MON			0041			D521F142/D521FF42
MCM LEAD (DIE1)	MCM LEAD (DIE2)	MCM LEAD (DIE3)	MCM LEAD (DIE4)	SCAN REGISTER BIT	DS21Q42 DIE SYMBOL	TYPE	CONTROL BIT DESCRIPTION
H5	Y3	Y13	F19	31	TCLK1	Ι	
C5	T6	T18	E17	125	TCLK2	Ι	
A5	K2	P16	C11	99	TCLK3	Ι	
A13	A13	A13	A13	26	TEST	Ι	
C3	L1	U14	D11	79	TNEG0	0	
J1	V2	V12	K18	46	TNEG1	0	
F5	V8	W18	C19	12	TNEG2	0	
A10	P5	T19	B15	114	TNEG3	0	
B3	L2	T14	E12	80	TPOS0	0	
J2	W1	Y10	N19	47	TPOS1	0	
J5	W7	V18	B19	13	TPOS2	0	
B10	R3	V20	B14	115	TPOS3	0	
B4	L5	M16	D13	84	TSER0	Ι	
E1	T1	W9	F17	51	TSER1	Ι	
F3	Y6	W16	D18	17	TSER2	Ι	
D7	Т3	W20	A18	119	TSER3	Ι	
C4	L3	U15	E11	82	TSIG0	Ι	
F1	U2	V10	P19	49	TSIG1	Ι	
G4	V9	U18	B20	15	TSIG2	Ι	
C10	R5	R18	A16	117	TSIG3	Ι	
A3	L4	T15	C13	83	TSSYNC0	Ι	
F2	U1	W8	R20	50	TSSYNC1	Ι	
G5	Y7	Y17	D20	16	TSSYNC2	Ι	
E8	R4	U19	A17	118	TSSYNC3	Ι	
E3	R2	T13	J16	62	TSYNC0	I/O	
-				63	TSYNC0.cntl	-	0 = TSYNC0 an input 1 = TSYNC0 an output
F4	W5	W13	F18	28	TSYNC1	I/O	
-				29	TSYNC1.cntl	-	0 = TSYNC1 an input 1 = TSYNC1 an output
E7	T5	U16	C15	122	TSYNC2	I/O	
-				123	TSYNC2.cntl	-	0 = TSYNC2 an input 1 = TSYNC2 an output

				0041			DS211142/DS211142
MCM LEAD	MCM LEAD	MCM LEAD	MCM LEAD	SCAN REGISTER	DS21Q42		CONTROL BIT
(DIE1)	(DIE2)	(DIE3)	(DIE4)	BIT	DIE SYMBOL	TYPE	DESCRIPTION
A4	M5	N16	D12	96	TSYNC3	I/O	
-				97	TSYNC3.cntl	-	0 = TSYNC3 an
							input
							1 = TSYNC3 an
							output
B5	M4	T4	E13	85	*TSYSCLK0	Ι	
E2	T2	Y9	N18	52	*TSYSCLK1	Ι	
E5	Y5	U12	E20	18	*TSYSCLK2	Ι	
B8	W3	R17	C14	120	*TSYSCLK3	Ι	
C7	K3	V19	D17	-	VDD	-	
E4	U7	T12	F16	-	VDD	-	
D2	P2	L16	B11	-	VDD	-	
E9	U3	U4	J20	-	VSS	-	
A6	K4	R16	A11	-	VSS	-	
D5	U8	Y20	D19	-	VSS	-	
Y16	Y16	Y16	Y16	20	WR*/(R/W*)	Ι	

NOTE:

RSYSCLKn and TSYSCLKn are tied together.

23. TIMING DIAGRAMS

RECEIVE SIDE D4 TIMING Figure 23-1

FRAME#	1	2	3	4	5	6	7	8	9	10	11	12	2 1	2	3	4	5	
RSYNC1/ RFSYNC —																		
RSYNC ² —																		
RSYNC ³ —																		
RLCLK —				7		7		7				1		7		7		
RLINK ⁴ —		Х		X		X		Х		X		X		X		X		X

Notes:

1. RSYNC in the frame mode (RCR2.4 = 0) and double-wide frame sync is not enabled (RCR2.5 = 0)

2. RSYNC in the frame mode (RCR2.4 = 0) and double-wide frame sync is enabled (RCR2.5 = 1)

3. RSYNC in the multiframe mode (RCR2.4 = 1)

4. RLINK data (Fs - bits) is updated one bit prior to even frames and held for two frames

5. RLINK and RLCLK are not synchronous with RSYNC when the receive side elastic store is enabled

RECEIVE SIDE ESF TIMING Figure 23-2

FRAME#	1		2	3	4	5	; (6	7	8	9	10) 1	1	12	13	14	15	16	17	1	8 1	9 :	20	21	22	23	24	
RSYNC1/ RFSYNC -				L	Л					1	Γ_						1	Γ_	Γ_										l
RSYNC ² -		_П		1	Л					1	Γ_						1	Л	Γ_	<u></u>									l
RSYNC ³ -																													1
RLCLK ⁴ -																			1										
RLINK ⁵ -	X									\supset	\square		X		X_					X		X							
RLCLK ^{6_}]											
RLINK ⁷ -	X					\square				\supset	\square				X					X									

Notes:

1. RSYNC in the frame mode (RCR2.4 = 0) and double-wide frame sync is not enabled (RCR2.5 = 0)

- 2. RSYNC in the frame mode (RCR2.4 = 0) and double-wide frame sync is enabled (RCR2.5 = 1)
- 3. RSYNC in the multiframe mode (RCR2.4 = 1)
- 4. ZBTSI mode disabled (RCR2.6=0)

5. RLINK data (FDL bits) is updated one bit time before odd frames and held for two frames

- 6. ZBTSI mode is enabled (RCR2.6 = 1)
- 7. RLINK data (Z bits) is updated one bit time before odd frames and held for four frames

8. RLINK and RLCLK are not synchronous with RSYNC when the receive side elastic store is enabled

RECEIVE SIDE BOUNDARY TIMING (with elastic store disabled) Figure 23-3

RCLK			
RPOS ¹ RNEG	LSB F MSB CHANNEL 1		EL 2
RSER	CHANNEL 23	CHANNEL 24	CHANNEL 1
RSYNC			I
RFSYNC			1
RSIG _	CHANNEL 23 A B C/A D/B	CHANNEL 24 A B C/A D/B	CHANNEL 1
RCHCLK			
RCHBLK ²			
RLCLK			
RLINK ³		X	
	Notes: 1 There is a 13 RCI K delay from RPOS/RNF	=G to RSER	

RCHBLK is programmed to block channel 24.
 Shown is RLINK/RLCLK in the ESF framing mode.

RECEIVE SIDE 1.544 MHz BOUNDARY TIMING

(with elastic store enabled) Figure 23-4

CHANNEL 23 CHANNEL 24 RSER CHANNEL 24 LSB MSB CHANNEL 24	E MSB CHANNEL 1
RSYNC ¹	
RMSYNC	
RSYNC ²	
RSIGA X B XC/A XD/B CHANNEL 24	CHANNEL 1
RCHBLK ³	
Notes: 1. RSYNC is in the output mode (RCR2.3 = 0) 2. RSYNC is in the input mode (RCR2.3 = 1)	

3. RCHBLK is programmed to block channel 24

RECEIVE SIDE 2.048 MHz BOUNDARY TIMING (with elastic store enabled) Figure 23-5 CHANNEL 1 CHANNEL 31 CHANNEL 32 RSER¹ LSB MSB F5 I SB RSYNC² RMSYNC RSYNC³ CHANNEL 31 CHANNEL 32 CHANNEL 1 RSIG ⋌аХв XC/AXD/B RCHCLK RCHBLK⁴

Notes:


1. RSER data in channels 1, 5, 9, 13, 17, 21, 25, and 29 are forced to one

- 2. RSYNC is in the output mode (RCR2.3 = 0)
- 3. RSYNC is in the input mode ($\hat{R}CR2.3 = 1$)

4. RCHBLK is forced to one in the same channels as RSER (see Note 1)

5. The F-Bit position is passed through the receive side elastic store and occupies the MSB position of channel 1.


RECEIVE SIDE INTERLEAVED BUS OPERATION BYTE MODE TIMING Figure 23-6



2. 8.192 MHz bus configuration.

3. RSYNC is in the input mode (RCR2.3 = 1).

RECEIVE SIDE INTERLEAVED BUS OPERATION FRAME MODE TIMING Figure 23-7



1. 4.096 MHz bus configuration.

2. 8.192 MHz bus configuration.

3. RSYNC is in the input mode (RCR2.3 = 1).

TRANSMIT SIDE D4 TIMING Figure 23-8

FRAME#	1	2	3	4	5	6	7	8	9	.	10 1	1 1	2 1	2	3	4	5	
TSYNC ¹																Л		Л
TSYNC ² _								_Π										Л
TSYNC ³ _																		
TLCLK _		7				1		1		1				7		٦		1_
2. T 3. T	ies: FSYNC in FSYNC in FSYNC in	n the fra n the m	ame mo ultiframe	de (TCF e mode	R2.3 = 0 (TCR2.)) and d 3 = 1)	ouble-w	ide fran	ne sync	is en	t enablec abled (TC	CR2.4 =	= 1)	+				

outgoing T1 stream when enabled via TCR1.2 5. TLINK and TLCLK are not synchronous with TFSYNC

TRANSMIT SIDE ESF TIMING Figure 23-9

FRAME#	1	2	3	4	5	6	7	8	9	10) 11	1:	2 1:	3 14	4 15	5 16	i 17	7 18	3 19	9 20) 2'	1 22	2 23	24	
TSYNC ¹			<u></u>						Л_															<u></u>	Л
TSYNC ²			Γ_							Л		Л													Л
TSYNC ³																									Л
		1		٦		1		1		1												1		1	
TLINK -							-								-				+		+		+		
TLCLK ⁶							7												٦				٦		
TLINK ⁷	+								-				-				-				-				
1 2 3 4 5 6 7	6. ZBTS 7. TLIN	NC in 1 NC in 1 SI moo K data ream i SI moo K data he out	the fra the m de dis a (FDI if ena de is e a (Z b tgoing	ame i nultifra abled bled enable its) is g stre	mode ame n I (TCF) is sa via T(ed (T samp am if	(TCF node R2.5 = ample CR1.2 CR2.9 oled d enabl	(2.3 = (TCR) = 0) d duri 5 = 1) uring ed via	0) an 2.3 = 1 ng the the F- a TCR	d dou 1) e F-bi -bit tir 1.2	ible-v t time me of	vide fr e of oc	ame Id fra	sync me ar	is ena nd inse	bled (erted i	TCR2	1.4 = 1 le out	1) going							

TRANSMIT SIDE BOUNDARY TIMING (with elastic store disabled) Figure 23-10

TCLK	
TSER	CHANNEL 1 CHANNEL 2
TPOS TNEG	CHANNEL 24 CHANNEL 1
TSYNC ²	
TSYNC ³	
TSIG	CHANNEL 1 CHANNEL 2
TCHCLK	
TLCLK	
TLINK ⁵	Don't Care
	Notes: 1. There is a 10 TCLK delay from TSER to TPOS/TNEG. 2. TSYNC is in the output mode (TCR2.2 = 1) 3. TSYNC is in the input mode (TCR2.2 = 0) 4. TCHBLK is programmed to block channel 2 5. Shown is TLINK/TLCLK in the ESF framing mode


TRANSMIT SIDE 1.544 MHz BOUNDARY TIMING (with elastic store enabled) Figure 23-11

TSYSCLK CHANNEL 23 TSER CHANNEL 23	CHANNEL 24	
TSSYNC CHANNEL 23	CHANNEL 24	CHANNEL 1
		\ <i>\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\</i>
]
		

Notes:

1. TCHBLK is programmed to block channel 24 (if the TPCSI bit is set, then the signaling data at TSIG will be ignored during channel 24).

TRANSMIT SIDE 2.048 MHz BOUNDARY TIMING (with elastic store enabled) Figure 23-12




1. TSER data in channels 1, 5, 9, 13, 17, 21, 25, and 29 is ignored

2. TCHBLK is programmed to block channel 31 (if the TPCSI bit is set, then the signaling data at TSIG will be ignored).


3. TCHBLK is forced to one in the same channels as TSER is ignored (see Note 1)

4. The F-bit position (MSB position of channel 1) for the T1 frame is sampled and passed through the transmit side elastic store (normally the transmit side formatter overwrites the F-bit position unless the formatter is programmed to pass-through the F-bit position)

TRANSMIT SIDE INTERLEAVED BUS OPERATION BYTE MODE TIMING Figure 23-13




TRANSMIT SIDE INTERLEAVED BUS OPERATION FRAME MODE TIMING Figure 23-14



2. 8.192 MHz bus configuration.

DS21Q42 TRANSMIT DATA FLOW Figure 23-15



24. OPERATING PARAMETERS

ABSOLUTE MAXIMUM RATINGS*

Voltage Range on Any Non-Supply Pin Relative to Ground	-1.0V to +5.5V
Supply Voltage Range	-0.3V to +3.63V
Operating Temperature Range for DS21Q42T	0°C to +70°C
Operating Temperature Range for DS21Q42TN	-40°C to +85°C
Storage Temperature Range	-55°C to +125°C
Soldering Temperature	See IPC/JEDEC J-STD-020A

*This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time can affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

 $(T_A = 0^{\circ}C \text{ to } +70^{\circ}C \text{ for } DS21FF42/DS21FT42);$

 $T_A = -40^{\circ}C$ to $+85^{\circ}C$ for DS21FF42N/DS21FT42N)

		• A				/
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Logic 1	V _{IH}	2.0		5.5	V	
Logic 0	V _{IL}	-0.3		+0.8	V	
Supply	V _{DD}	2.97		3.63	V	

CAPACITANCE

T_A =+25°C)

•/ • / •• / •• •• =					•	<u> </u>
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Input Capacitance	C _{IN}		5		pF	
Output Capacitance	C _{OUT}		7		pF	

DC CHARACTERISTICS

 $(V_{DD} = 2.97 \text{ to } 3.63 \text{V}, T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C for } \text{DS21FF42/DS21FT42};$ $V_{DD} = 2.97 \text{ to } 3.63 \text{V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C for } \text{DS21FF42N/DS21FT42N})$

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Supply Current at 3.3V (DS21FT42)	I _{DD}		225		mA	1
Supply Current at 3.3V (DS21FF42)	I _{DD}		300		mA	1

NOTES:

1. TCLK = RCLK = TSYSCLK = RSYSCLK = 1.544MHz; outputs open-circuited.

2. $0.0V < V_{IN} < V_{DD}$.

3. Applied to INT* when tri-stated.

AC CHARACTERISTICS –

V_{DD} = 2.97 to 3.63V, T_A = -40°C to +85°C for DS21FF42N/DS21FT42N)								
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES		
Cycle Time	t _{CYC}	200			ns			
Pulse Width, DS low or RD* high	PW _{EL}	100			ns			
Pulse Width, DS high or RD* low	PW _{EH}	100			ns			
Input Rise/Fall times	t _R ,t _F		20		ns			
R/W* Hold Time	t _{RWH}	10			ns			
R/W* Set Up time before DS high	t _{RWS}	50			ns			
CS*, FSO or FS1 Set Up time before DS, WR* or RD* active	t _{CS}	20			ns			
CS*, FSO or FS1 Hold time	t _{CH}	0			ns			
Read Data Hold time	t _{DHR}	10		50	ns			
Write Data Hold time	t _{DHW}	10			ns			
Muxed Address valid to AS or ALE fall	t _{ASL}	15			ns			
Muxed Address Hold time	t _{AHL}	10			ns			
Delay time DS, WR* or RD* to AS or ALE rise	t _{ASD}	20			ns			
Pulse Width AS or ALE high	PW ASH	30			ns			
Delay time, AS or ALE to DS, WR* or RD*	t _{ASED}	10			ns			
Output Data Delay time from DS or RD*	t _{DDR}	20		80	ns			
Data Set Up time	t _{DSW}	50			ns			

MULTIPLEXED PARALLEL PORT MUX=1) $(V_{DD} = 2.97 \text{ to } 3.63 \text{V}, T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C for DS21FF42/DS21FT42}$

See Figures 25-1 to 25-3 for details

AC CHARACTERISTICS – NON–MULTIPLEXED PARALLEL PORT (MUX=0)

 $(V_{DD} = 2.97 \text{ to } 3.63 \text{V}, T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C for } \text{DS21FF42/DS21FT42};$ $V_{DD} = 2.97 \text{ to } 3.63 \text{V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C for } \text{DS21FF42N/DS21FT42N})$

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Set Up Time for A0 to A7, FS0 or FS1 Valid to CS* Active	t ₁	0			ns	
Set Up Time for CS* Active to either RD*, WR*, or DS* Active	t ₂	0			ns	
Delay Time from either RD* or DS* Active to Data Valid	t ₃			75	ns	
Hold Time from either RD*, WR*, or DS* Inactive to CS* Inactive	t4	0			ns	
Hold Time from CS* Inactive to Data Bus 3– state	t ₅	5		50	ns	
Wait Time from either WR* or DS* Active to Latch Data	t ₆	75			ns	
Data Set Up Time to either WR* or DS* Inactive	t ₇	15			ns	
Data Hold Time from either WR* or DS* Inactive	t ₈	10			ns	
Address Hold from either WR* or DS* inactive	t9	10			ns	

See Figures 25–4 to 25–7 for details.

AC CHARACTERISTICS – RECEIVE SIDE

 $(V_{DD} = 2.97 \text{ to } 3.63 \text{V}, T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C for } \text{DS21FF42/DS21FT42};$ $V_{DD} = 2.97 \text{ to } 3.63 \text{V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C for } \text{DS21FF42N/DS21FT42N})$

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
RCLK Period	t _{CP}		648		ns	
RCLK Pulse Width	t _{CH}	75			ns	
KCLK Fulse width	t _{CL}	75			ns	
RSYSCLK Period	t _{SP}	122	648		ns	1
KSTSCEK I CHOU	t _{SP}	122	488		ns	2
RSYSCLK Pulse Width	t _{SH}	50			ns	
	t _{SL}	50			ns	
RSYNC Set Up to	t _{SU}	20		t _{SH} - 5	ns	
RSYSCLK Falling	t _{HD}	20		t SH - 5	115	
RSYNC Pulse Width	t _{PW}	50			ns	
RPOS/RNEG Set UP to	t _{SU}	20			ns	
RCLK Falling	ι su	20			115	
RPOS/RNEG Hold From	t _{HD}	20			ns	
RCLK Falling	t HD	20			115	
RSYSCLK/RCLK Rise	t _R ,t _F			25	ns	
and Fall Times	ικ,ιγ			23	115	
Delay RCLK to RSER,	t _{D1}			50	ns	
RSIG, RLINK Valid	t DI			50	115	
Delay RCLK to						
RCHCLK, RSYNC,	t _{D2}			50	ns	
RCHBLK, RFSYNC,	t D2			50	115	
RLCLK						
Delay RSYSCLK to	t _{D3}			50	ns	
RSER, RSIG Valid	ι _{D3}			50	115	
Delay RSYSCLK to						
RCHCLK, RCHBLK,	t _{D4}			50	ns	
RMSYNC, RSYNC						

See Figures 25-8 to 25-10 for details.

NOTES:

1. RSYSCLK = 1.544 MHz.

2. RSYSCLK = 2.048 MHz.

AC CHARACTERISTICS – TRANSMIT SIDE

 $(V_{DD} = 2.97 \text{ to } 3.63 \text{V}, T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C for } \text{DS21FF42/DS21FT42};$ $V_{DD} = 2.97 \text{ to } 3.63 \text{V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C for } \text{DS21FF42N/DS21FT42N})$


PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
		IVIIIN		MAA	UNIIS	NULES
TCLK Period	t _{CP}		648		ns	
TCLK Pulse Width	t _{CH}	75			ns	
	t _{CL}	75			ns	
TCLKI Pulse Width	t _{LH}	75			ns	
	t _{LL}	75			ns	
TSYSCLK Period	t _{SP}	122	648		ns	1
151 SCLK Fellou	t _{SP}	122	448		ns	2
TSYSCLK Pulse Width	t _{SH}	50			ns	
151 SCLK Pulse widdi	t _{SL}	50			ns	
TSYNC or TSSYNC Set	+	20		t _{CH} - 5		
Up to TCLK or	t _{SU}	20 20		or	ns	
TSYSCLK falling	t _{HD}	20		t _{SH} - 5		
TSYNC or TSSYNC	4	50				
Pulse Width	t _{PW}	30			ns	
TSER, TSIG, TLINK Set						
Up to TCLK, TSYSCLK	t _{SU}	20			ns	
Falling						
TSER, TSIG, TLINK						
Hold from TCLK,	t _{HD}	20			ns	
TSYSCLK Falling						
TCLK or TSYSCLK Rise				25		
and Fall Times	t _R , t _F			25	ns	
Delay TCLK to TPOS,				50		
TNEG Valid	t _{DD}			50	ns	
Delay TCLK to						
TCHCLK, TCHBLK,	t _{D2}			50	ns	
TSYNC, TLCLK						
Delay TSYSCLK to			T	7.		
TCHCLK, TCHBLK	t _{D3}			75	ns	

See Figures 25–11 to 25–13 for details.


NOTES:

- 1. TSYSCLK = 1.544 MHz.
- 2. TSYSCLK = 2.048 MHz.


INTEL BUS READ AC TIMING (BTS=0 / MUX = 1) Figure 24-1




INTEL BUS WRITE TIMING (BTS=0 / MUX=1) Figure 24-2




MOTOROLA BUS AC TIMING (BTS = 1 / MUX = 1) Figure 24-3




INTEL BUS READ AC TIMING (BTS=0 / MUX=0) Figure 24-4



INTEL BUS WRITE AC TIMING (BTS=0 / MUX=0) Figure 24-5




MOTOROLA BUS READ AC TIMING (BTS=1 / MUX=0) Figure 24-6



Notes:

1. The signal DS is active high when emulating the DS21Q41 (FMS = 1).


MOTOROLA BUS WRITE AC TIMING (BTS=1 / MUX=0) Figure 24-7



Notes:

1. The signal DS is active high when emulating the DS21Q41 (FMS = 1).

RECEIVE SIDE AC TIMING Figure 24-8




Notes:


RSYNC is in the output mode (RCR2.3 = 0).
 Shown is RLINK/RLCLK in the ESF framing mode.

3. No relationship between RCHCLK and RCHBLK and the other signals is implied.


RECEIVE SYSTEM SIDE AC TIMING Figure 24-9



RECEIVE LINE INTERFACE AC TIMING Figure 24-10



TRANSMIT SIDE AC TIMING Figure 24-11



1. TSYNC is in the output mode (TCR2.2 = 1).


2. TSYNC is in the input mode (TCR2.2 = 0).
 3. TSER is sampled on the falling edge of TCLK when the transmit side elastic store is disabled.

4. TCHCLK and TCHBLK are synchronous with TCLK when the transmit side elastic store is disabled.

5. TLINK is only sampled during F-bit locations.

6. No relationship between TCHCLK and TCHBLK and the other signals is implied.

TRANSMIT SYSTEM SIDE AC TIMING Figure 24-12




Notes:

1. TSER is only sampled on the falling edge of TSYSCLK when the transmit side elastic store is enabled.


2. TCHCLK and TCHBLK are synchronous with TSYSCLK when the transmit side elastic store is enabled.

TRANSMIT LINE INTERFACE SIDE AC TIMING Figure 24-13



25. MCM PACKAGE DIMENSIONS

DS21FF42 / DS21FT42 Mechanical Dimensions



POWER SUPPLY DE-COUPLING

In a typical PCB layout for the MCM, all of the VDD pins will connect to a common power plane and all the VSS lines will connect to a common ground plane. The recommended method for de-coupling is shown below in both schematic and pictorial form. As shown in the pictorial, the capacitors should be symmetrically located about the device. Figure 25-1 uses standard capacitors, two .47 uf ceramics and two .01uf ceramics. Since VDD and VSS signals will typically pass vertically to the power and ground planes of a PCB, the de-coupling caps must be placed as close to the DS21Fx4y as possible and routed vertically to power and ground planes.

De-coupling scheme using standard tantalum caps. Figure 25-1

