



General Description

The MAX1449 3.3V, 10-bit analog-to-digital converter (ADC) features a fully differential input, a pipelined 10stage ADC architecture with wideband track-and-hold (T/H), and digital error correction incorporating a fully differential signal path. The ADC is optimized for lowpower, high-dynamic performance in imaging and digital communications applications. The converter operates from a single 2.7V to 3.6V supply, consuming only 186mW while delivering a 58.5dB (typ) signal-to-noise ratio (SNR) at a 20MHz input frequency. The fully differential input stage has a -3dB 400MHz bandwidth and may be operated with single-ended inputs. In addition to low operating power, the MAX1449 features a 5µA power-down mode for idle periods.

An internal 2.048V precision bandgap reference is used to set the ADC's full-scale range. A flexible reference structure allow's the user to supply a buffered. direct, or externally derived reference for applications requiring increased accuracy or a different input voltage range.

Lower speed, pin-compatible versions of the MAX1449 are also available. Refer to the MAX1444 data sheet for a 40Msps version, the MAX1446 data sheet for a 60Msps version, and the MAX1448 data sheet for 80Msps.

The MAX1449 has parallel, offset binary, CMOS-compatible, three-state outputs that can be operated from 1.7V to 3.6V to allow flexible interfacing. The device is available in a 5mm x 5mm 32-pin TQFP package and is specified over the extended industrial (-40°C to +85°C) temperature range.

Applications

Ultrasound Imaging **CCD** Imaging Baseband and IF Digitization Digital Set-Top Boxes Video Digitizing Applications

Pin Configuration appears at end of data sheet.

Features

- **♦ Single 3.3V Operation**
- **♦ Excellent Dynamic Performance** 58.5dB SNR at fin = 20MHz 72dBc SFDR at f_{IN} = 20MHz
- **♦ Low Power** 62mA (Normal Operation) 5µA (Shutdown Mode)
- **♦ Fully Differential Analog Input**
- ♦ Wide 2Vp-p Differential Input Voltage Range
- ♦ 400MHz -3dB Input Bandwidth
- ♦ On-Chip 2.048V Precision Bandgap Reference
- **♦ CMOS-Compatible Three-State Outputs**
- ♦ 32-Pin TQFP Package
- Evaluation Kit Available (MAX1448 EV Kit)


Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX1449EHJ	-40°C to +85°C	32 TQFP

Pin-Compatible, Lower Speed **Selection Table**

PART	SAMPLING SPEED (Msps)
MAX1444	40
MAX1446	60
MAX1448	80

Functional Diagram



ABSOLUTE MAXIMUM RATINGS

V _{DD} , OV _{DD} to GNDOGND to GND	
IN+, IN- to GND	
REFIN, REFOUT, REFP,	
REFN, and COM to GND	0.3V to $(V_{DD} + 0.3V)$
OE, PD, CLK to GND	0.3V to $(V_{DD} + 0.3V)$
D9-D0 to GND	0.3V to (OV _{DD} + 0.3V)

Continuous Power Dissipation (T _A = +70°C)	
32-Pin TQFP (derate 18.7mW/°C above +70	°C)1495.3mW
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	60°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD}=3.3V,~OV_{DD}=2V,~0.1\mu F$ and $1\mu F$ capacitors from REFP, REFN, and COM to GND, $V_{REFIN}=2.048V$, REFOUT connected to REFIN through a $10k\Omega$ resistor, $V_{IN}=2V_{P-P}$ (differential with respect to COM), $C_L=10pF$ at digital outputs, $f_{CLK}=105MHz$, $T_A=T_{MIN}$ to T_{MAX} , unless otherwise noted. $\geq +25^{\circ}C$ guaranteed by production test, $< +25^{\circ}C$ guaranteed by design and characterization; typical values are at $T_A=+25^{\circ}C$.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
DC ACCURACY	1						
Resolution			10			Bits	
Integral Nonlinearity	INL	f _{IN} = 7.5MHz, T _A ≥ +25°C		±0.75	±2.4	LSB	
Differential Nonlinearity	DNL	$f_{\text{IN}} = 7.5 \text{MHz}$, no missing codes guaranteed, $T_{\text{A}} \ge +25^{\circ}\text{C}$		±0.5	±1.0	LSB	
Offset Error				< ±1	±1.7	% FS	
Gain Error		T _A ≥ +25°C, T _A ≥ +25°C		0	±2	% FS	
ANALOG INPUT							
Input Differential Range	V _{DIFF}	Differential or single-ended inputs		±1.0		V	
Common-Mode Voltage Range	V _{COM}			V _{DD} /2 ± 0.5		V	
Input Resistance	R _{IN}	Switched capacitor load		20		kΩ	
Input Capacitance	CIN			5		рF	
CONVERSION RATE			<u> </u>				
Maximum Clock Frequency	fCLK		105			MHz	
Data Latency				5.5		Cycles	
DYNAMIC CHARACTERISTICS	$(f_{CLK} = 105.2)$	6MHz, 4096-point FFT)					
O: 11 N : D ::		$f_{IN} = 7.5MHz$	55.9	58.5			
Signal-to-Noise Ratio (Note 1)	SNR	$f_{IN} = 20MHz$	55.5	58.5		dB	
(Note 1)		$f_{IN} = 50MHz$		58			
Cinnal to Naine a Distortion (Us		$f_{IN} = 7.5MHz$	55.3	58.2			
Signal-to-Noise + Distortion (Up to 5th Harmonic) (Note 1)	SINAD	f _{IN} = 20MHz	54.5	58.1		dB	
to difficility (Note 1)		$f_{IN} = 50MHz$		57.6			
Churiana Franc Divisamia		$f_{IN} = 7.5MHz$	62	72		<u> </u>	
Spurious-Free Dynamic Range (Note 1)			61	72		dBc	
		f _{IN} = 50MHz		70			

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=3.3V,~OV_{DD}=2V,~0.1\mu F$ and $1\mu F$ capacitors from REFP, REFN, and COM to GND, $V_{REFIN}=2.048V,~REFOUT$ connected to REFIN through a $10k\Omega$ resistor, $V_{IN}=2V_{P-P}$ (differential with respect to COM), $C_L=10pF$ at digital outputs, $f_{CLK}=105MHz,~T_A=T_{MIN}$ to T_{MAX} , unless otherwise noted. $\geq +25^{\circ}C$ guaranteed by production test, $< +25^{\circ}C$ guaranteed by design and characterization; typical values are at $T_A=+25^{\circ}C$.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		$f_{IN} = 7.5MHz$		-72		
Third-Harmonic Distortion (Note 1)	HD3	f _{IN} = 20MHz		-72		dBc
	j	$f_{IN} = 50MHz$		-70		
Intermodulation Distortion (First 5 Odd-Order IMDs) (Note 2)	IMD	f ₁ = 38MHz at -6.5dB FS f ₂ = 42MHz at -6.5dB FS		-76		dBc
Third-Order Intermodulation Distortion (Note 2)	IM3	f ₁ = 38MHz at -6.5dB FS f ₂ = 42MHz at -6.5dB FS		-76		dBc
Total Harmonic Distortion		$f_{IN} = 7.5MHz$		-70	-62	
(First 5 Harmonics)	THD	f _{IN} = 20MHz		-70	-60	dBc
(Note 1)		f _{IN} = 50MHz		-70		
Small-Signal Bandwidth		Input at -20dB FS, differential inputs		500		MHz
Full-Power Bandwidth	FPBW	Input at -0.5dB FS, differential inputs		400		MHz
Aperture Delay	tad			1		ns
Aperture Jitter	taj			2		psRMS
Overdrive Recovery Time		For 1.5 x full-scale input		2		ns
Differential Gain				±1		%
Differential Phase				±0.25		Degrees
Output Noise		IN+ = IN- = COM		0.2		LSB _{RMS}
INTERNAL REFERENCE	•		•			
Reference Output Voltage	REFOUT			2.048 ±1%		V
Reference Temperature Coefficient	TC _{REF}			60		ppm/°C
Load Regulation				1.25		mV/mA
BUFFERED EXTERNAL REFERE	NCE (V _{REFIN}	= 2.048V)				
REFIN Input Voltage				2.048		
Positive Reference Output Voltage				2.012		V
Negative Reference Output Voltage				0.988		V
Common-Mode Level				V _{DD} / 2		V
Differential Reference Output Voltage Range	VREFIN	ΔV _{REF} = V _{REFP} - V _{REFN} , T _A ≥ +25°C	0.98	1.024	1.07	V
	1	+				+

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=3.3V,\ OV_{DD}=2V,\ 0.1\mu F$ and $1\mu F$ capacitors from REFP, REFN, and COM to GND, $V_{REFIN}=2.048V$, REFOUT connected to REFIN through a $10k\Omega$ resistor, $V_{IN}=2V_{P-P}$ (differential with respect to COM), $C_L=10pF$ at digital outputs, $f_{CLK}=105MHz$, $T_A=T_{MIN}$ to T_{MAX} , unless otherwise noted. $\ge +25^{\circ}C$ guaranteed by production test, $< +25^{\circ}C$ guaranteed by design and characterization; typical values are at $T_A=+25^{\circ}C$.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Maximum REFP, COM Source Current	VREFN			5		mA
Maximum REFP, COM Sink Current	V _{COM}			-250		μΑ
Maximum REFN Source Current	ISOURCE			250		μA
Maximum REFN Sink Current	ISINK			-5		mA
UNBUFFERED EXTERNAL REFE	RENCE (VRE	FIN = AGND, reference voltage applied to REF	P, REFN, a	nd COM))	
REFP, REFN Input Resistance	R _{REFP} , R _{REFN}	Measured between REFP and COM and REFN and COM		4		kΩ
REFP, REFN, COM Input Capacitance	CIN			15		pF
Differential Reference Input Voltage Range	ΔV_REF	ΔV _{REF} = V _{REFP} - V _{REFN}		1.024 ±10%		V
COM Input Voltage Range	Vcom			V _{DD} / 2 ±10%		V
REFP Input Voltage	V _{REFP}			V _{COM} + V _{REF} / 2		V
REFN Input Voltage	VREFN		2	V _{COM} -		V
DIGITAL INPUTS (CLK, PD, \overline{OE})						
		CLK	0.8 x V _{DD}			V
Input High Threshold	V _{IH}	PD, OE	0.8 x V _{DD}			V
	VIL	CLK			0.2 x V _{DD}	V
Input Low Threshold	VIL.	PD, OE			0.2 x V _{DD}	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Input Hysteresis	V _{HYST}			0.1		V
Input Leakage	liH	$V_{IH} = V_{DD} = OV_{DD}$			±5	μΑ
IIIput Leanaye	I _I L	$V_{IL} = 0$			±5	
Input Capacitance	CIN			5		pF

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=3.3V,~OV_{DD}=2V,~0.1\mu F$ and $1\mu F$ capacitors from REFP, REFN, and COM to GND, $V_{REFIN}=2.048V,~REFOUT$ connected to REFIN through a $10k\Omega$ resistor, $V_{IN}=2V_{P-P}$ (differential with respect to COM), $C_L=10pF$ at digital outputs, $f_{CLK}=105MHz,~T_A=T_{MIN}$ to T_{MAX} , unless otherwise noted. $\geq +25^{\circ}C$ guaranteed by production test, $< +25^{\circ}C$ guaranteed by design and characterization; typical values are at $T_A=+25^{\circ}C$.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL OUTPUTS (D9-D0)						
Output Voltage Low	V _{OL}	ISINK = 200µA			0.2	V
Output Voltage High	VoH	ISOURCE = 200μA	OV _{DD} - 0.2			٧
Three-State Leakage Current	I _{LEAK}	OE = OV _{DD}			±10	μΑ
Three-State Output Capacitance	Cout	$\overline{OE} = OV_{DD}$		5		рF
POWER REQUIREMENTS			•			
Analog Supply Voltage	V_{DD}		2.7	3.3	3.6	V
Output Supply Voltage	OV _{DD}		1.7	3.3	3.6	V
Analog Cupply Current	lunn	Operating, f _{IN} = 20MHz at -0.5dB FS		58	74	mA
Analog Supply Current	lvdd	Shutdown, clock idle, $PD = \overline{OE} = OV_{DD}$		4	15	μΑ
Output Supply Current	I _{OVDD}	Operating, $C_L = 15pF$, $f_{IN} = 20MHz$ at -0.5dB FS		10		mA
		Shutdown, clock idle, $PD = \overline{OE} = OV_{DD}$		1	20	μΑ
Davida Comala Daia atiana	D0DD	Offset		±0.1		mV/V
Power Supply Rejection	PSRR	Gain		±0.1		%/V
TIMING CHARACTERISTICS						
CLK Rise-to-Output Data Valid	t _{DO}	Figure 6 (Note 3)		5	8	ns
OE Fall-to-Output Enable	tenable	Figure 5		10		ns
OE Rise-to-Output Disable	tDISABLE	Figure 5		15		ns
CLK Pulse Width High	tсн	Figure 6, clock period 9.52ns		4.76 ±0.47		ns
CLK Pulse Width Low	tCL	Figure 6, clock period 9.52ns		4.76 ±0.47		ns
Wake-Up Time	twake	(Note 4)		1.5		μs

Note 1: SNR, SINAD, THD, SFDR, and HD3 are based on an analog input voltage of -0.5dB FS referenced to a 1.024V full-scale input voltage range.


Note 2: Intermodulation distortion is the total power of the intermodulation products relative to the individual carrier. This number is 6dB better if referenced to the two-tone envelope.

Note 3: Digital outputs settle to VIH, VIL.

Note 4: With REFIN driven externally, REFP, COM, and REFN are left floating while powered down.


Typical Operating Characteristics


(V_{DD} = 3.3V, OV_{DD} = 2.0V, internal reference, differential input at -0.5dB FS, f_{CLK} = 106.2345MHz, $C_L \approx 10$ pF, $T_A = +25$ °C, unless otherwise noted.)





Typical Operating Characteristics (continued)


(V_{DD} = 3.3V, OV_{DD} = 2.0V, internal reference, differential input at -0.5dB FS, f_{CLK} = 106.2345MHz, $C_L \approx 10$ pF, T_A = +25°C, unless otherwise noted.)

























Typical Operating Characteristics (continued)


(V_{DD} = 3.3V, OV_{DD} = 2.0V, internal reference, differential input at -0.5dB FS, f_{CLK} = 106.2345MHz, $C_L \approx 10$ pF, T_A = +25°C, unless otherwise noted.)





Typical Operating Characteristics (continued)


 $(V_{DD} = 3.3V, OV_{DD} = 2.0V, internal reference, differential input at -0.5dB FS, f_{CLK} = 106.2345MHz, C_L ≈ 10pF, T_A = +25°C, unless otherwise noted.)$

















Pin Description

PIN	NAME	FUNCTION
1	REFN	Lower Reference. Conversion range is ±(V _{REFP} - V _{REFN}). Bypass to GND with a > 0.1µF capacitor.
2	COM	Common-Mode Voltage Output. Bypass to GND with a > 0.1µF capacitor.
3, 9, 10	V_{DD}	Analog Supply Voltage. Bypass to GND with a capacitor combination of 2.2µF in parallel with 0.1µF.
4, 5, 8, 11, 14, 30	GND	Analog Ground
6	IN+	Positive Analog Input. For single-ended operation connect signal source to IN+.
7	IN-	Negative Analog Input. For single-ended operation connect IN- to COM.
12	CLK	Conversion Clock Input
13	PD	Power Down Input. High: Power-down mode Low: Normal operation
15	ŌĒ	Output Enable Input. High: Digital outputs disabled Low: Digital outputs enabled
16–20	D9-D5	Three-State Digital Outputs D9-D5. D9 is the MSB.
21	OV _{DD}	Output Driver Supply Voltage. Bypass to GND with a capacitor combination of 2.2 μ F in parallel with 0.1 μ F.
22	T.P.	Test Point. Do not connect.
23	OGND	Output Driver Ground
24–28	D4-D0	Three-State Digital Outputs D4–D0. D0 is the LSB.
29	REFOUT	Internal Reference Voltage Output. May be connected to REFIN through a resistor or a resistor-divider.
31	REFIN	Reference Input. V _{REFIN} = 2 × (V _{REFP} - V _{REFN}). Bypass to GND with a > 0.1µF capacitor.
32	REFP	Upper Reference. Conversion range is \pm (V _{REFP} - V _{REFN}). Bypass to GND with a > 0.1 μ F capacitor.

Detailed Description

The MAX1449 uses a 10-stage, fully differential, pipelined architecture (Figure 1), that allows for high-speed conversion while minimizing power consumption. Each sample moves through a pipeline stage every half-clock cycle. Counting the delay through the output latch, the clock-cycle latency is 5.5.

A 1.5-bit (2-comparator) flash ADC converts the held input voltage into a digital code. The following digital-to-analog converter (DAC) converts the digitized result back into an analog voltage, which is then subtracted from the original held input signal. The resulting error signal is then multiplied by two, and the product is passed along to the next pipeline stage where the process is repeated until the signal has been processed by all 10 stages. Each stage provides a 1-bit resolution. Digital error-correction compensates for ADC comparator offsets in each pipeline stage and ensures no missing codes.

Input Track-and-Hold (T/H) Circuit

Figure 2 displays a simplified functional diagram of the input track-and-hold (T/H) circuit in both track and hold mode. In track mode, switches S1, S2a, S2b, S4a, S4b, S5a, and S5b are closed. The fully differential circuit samples the input signal onto the two capacitors C2a and C2b through switches S4a and S4b. Switches S2a and S2b set the common mode for the amplifier input,




Figure 1. Pipelined Architecture—Stage Blocks

and open simultaneously with S1, sampling the input waveform. Switches S4a and S4b are then opened before switches S3a and S3b connect capacitors C1a and C1b to the output of the amplifier and switch S4c is closed. The resulting differential voltage is held on capacitors C2a and C2b. The amplifier is used to charge capacitors C1a and C1b to the same values originally held on C2a and C2b. This value is then presented to the first stage quantizer and isolates the pipeline from the fast-changing input. The wide input bandwidth T/H amplifier allows the MAX1449 to track and sample/hold analog inputs of high frequencies beyond Nyquist. The analog inputs IN+ and IN- can be driven either differentially or single-ended. It is recommended to match the impedance of IN+ and IN- and set the common-mode voltage to mid-supply (VDD/2) for optimum performance.

Analog Input and Reference Configuration

The full-scale range of the MAX1449 is determined by the internally generated voltage difference between REFP ($V_{DD}/2 + V_{REFIN}/4$) and REFN ($V_{DD}/2 - V_{REFIN}/4$). The ADC's full-scale range is user-adjustable through the REFIN pin, which provides a high input impedance for this purpose. REFOUT, REFP, COM ($V_{DD}/2$), and REFN are internally buffered low-impedance outputs.




Figure 2. Internal T/H Circuit

The MAX1449 provides three modes of reference operation:

- Internal reference mode
- Buffered external reference mode
- Unbuffered external reference mode

In internal reference mode, the internal reference output REFOUT can be tied to the REFIN pin through a resistor (e.g., $10k\Omega$) or resistor-divider, if an application requires a reduced full-scale range. For stability purposes it is recommended to bypass REFIN with a >10nF capacitor to GND.

In buffered external reference mode, the reference voltage levels can be adjusted externally by applying a stable and accurate voltage at REFIN. In this mode, REFOUT may be left open or connected to REFIN through a >10k Ω resistor.

In unbuffered external reference mode, REFIN is connected to GND thereby deactivating the on-chip buffers of REFP, COM, and REFN. With their buffers shut down, these pins become high impedance and can be driven by external reference sources.

Clock Input (CLK)

The MAX1449's CLK input accepts CMOS-compatible clock signals. Since the inter-stage conversion of the device depends on the repeatability of the rising and falling edges of the external clock, use a clock with low jitter and fast rise and fall times (<2ns). In particular, sampling occurs on the falling edge of the clock signal, mandating this edge to provide lowest possible jitter. Any significant aperture jitter would limit the SNR performance of the ADC as follows:

$$SNR = 20 \times log \left(\frac{1}{2 \times \pi \times f_{IN} \times t_{AJ}} \right)$$

where f_{IN} represents the analog input frequency and t_{AJ} is the time of the aperture jitter.

Clock jitter is especially critical for undersampling applications. The clock input should always be considered as an analog input and routed away from any analog input or other digital signal lines.

The MAX1449 clock input operates with a voltage threshold set to V_{DD}/2. Clock inputs with a duty cycle other than 50% must meet the specifications for high and low periods as stated in the *Electrical Characteristics*. (See Figures 3 (3a, 3b) and 4 (4a, 4b) for the relationship between spurious-free dynamic range (SFDR), signal-to-noise ratio (SNR), total harmonic distortion (THD), or signal-to-noise plus distortion (SINAD) vs. duty cycle.)

Output Enable (OE), Power Down (PD), and Output Data (D0-D9)

All data outputs, D0 (LSB) through D9 (MSB), are TTL/CMOS logic-compatible. There is a 5.5 clock-cycle latency between any particular sample and its valid output data. The output coding is straight offset binary (Table 1). With \overline{OE} and PD high, the digital outputs enter a high-impedance state. If \overline{OE} is held low with PD high, the outputs are latched at the last value prior to the power down.

The capacitive load on the digital outputs D0 through D9 should be kept as low as possible (<15pF), to avoid large digital currents that could feed back into the analog portion of the MAX1449, thereby degrading its dynamic performance. The use of buffers on the digital outputs of the ADC can further isolate the digital outputs from heavy capacitive loads. To further improve the dynamic performance of the MAX1449, small series resistors (e.g., 100Ω) may be added to the digital output paths, close to the ADC. Figure 5 displays the timing relationship between output enable and data output valid as well as power-down/wake-up and data output valid.

Table 1. MAX1449 Output Code for Differential Inputs

DIFFERENTIAL INPUT VOLTAGE*	DIFFERENTIAL INPUT	STRAIGHT OFFSET BINARY
V _{REF} × 511/512	+Full Scale -1LSB	11 1111 1111
V _{REF} × 510/512	+Full Scale -2LSB	11 1111 1110
V _{REF} × 1/512	+1LSB	10 0000 0001
0	Bipolar Zero	10 0000 0000
- V _{REF} × 1/512	-1LSB	01 1111 1111
- V _{REF} × 511/512	Negative Full Scale + 1LSB	00 0000 0001
- V _{REF} × 512/512	Negative Full Scale	00 0000 0000

^{*}VREF = VREFP = VREFN




Figure 3a. Spurious Free Dynamic Range vs. Clock Duty Cycle (Differential Input)




Figure 3b. Signal-to-Noise Ratio vs. Clock Duty Cycle (Differential Input)




Figure 4a. Total Harmonic Distortion vs. Clock Duty Cycle (Differential Input)




Figure 4b. Signal-to-Noise Plus Distortion vs. Clock Duty Cycle (Differential Input)




Figure 5. Output Enable Timing

System Timing Requirements

Figure 6 depicts the relationship between the clock input, analog input, and data output. The MAX1449 samples at the falling edge of the input clock. Output data is valid on the rising edge of the input clock. The output data has an internal latency of 5.5 clock cycles. Figure 6 also determines the relationship between the input clock parameters and the valid output data.

Applications Information

Figure 7 depicts a typical application circuit containing a single-ended to differential converter. The internal reference provides a $V_{DD}/2$ output voltage for level shifting purposes. The input is buffered and then split to a voltage follower and inverter. A low-pass filter, to suppress some of the wideband noise associated with high-speed op amps, follows the op amps. The user may select the RISO and C_{IN} values to optimize the filter performance, to suit a particular application. For the application in Figure 7, a RISO of 50Ω is placed before the capacitive load to prevent ringing and oscillation. The 22pF C_{IN} capacitor acts as a small bypassing capacitor.

Using Transformer Coupling

An RF transformer (Figure 8) provides an excellent solution to convert a single-ended source signal to a fully differential signal, required by the MAX1449 for optimum performance. Connecting the center tap of the transformer to COM provides a V_{DD}/2 DC level shift to the input. Although a 1:1 transformer is shown, a stepup transformer may be selected to reduce the drive requirements. A reduced signal swing from the input driver, such as an op amp, may also improve the overall distortion.

In general, the MAX1449 provides better SFDR and THD with fully differential input signals than single-ended drive, especially for very high input frequencies. In differential input mode, even-order harmonics are lower as both inputs (IN+, IN-) are balanced, and each of the inputs only requires half the signal swing compared to single-ended mode.

Single-Ended AC-Coupled Input Signal

Figure 9 shows an AC-coupled, single-ended application. The MAX4108 op amp provides high speed, high bandwidth, low-noise, and low-distortion to maintain the integrity of the input signal.




Figure 6. System and Output Timing Diagram




Figure 7. Typical Application Circuit Using the Internal Reference




Figure 8. Using a Transformer for AC-Coupling




Figure 9. Single-Ended AC-Coupled Input




Figure 10. Buffered External Reference Drives Up to 1000 ADCs

Buffered External Reference Drives Multiple ADCs

Multiple-converter systems based on the MAX1449 are well suited for use with a common reference voltage. The REFIN pin of those converters can be connected directly to an external reference source. A precision bandgap reference like the MAX6062 generates an external DC level of 2.048V (Figure 10), and exhibits a noise voltage density of 150nV/VHz. Its output passes through a 1-pole lowpass filter (with 10Hz cutoff fre-

quency) to the MAX4250, which buffers the reference before its output is applied to a second 10Hz lowpass filter. The MAX4250 provides a low offset voltage (for high-gain accuracy) and a low noise level. The passive 10Hz filter following the buffer attenuates noise produced in the voltage reference and buffer stages. This filtered noise density, which decreases for higher frequencies, meets the noise levels specified for precision ADC operation.




Figure 11. Unbuffered External Reference Drives Up to 32 ADCs

Unbuffered External Reference Drives Multiple ADCs

Connecting each REFIN to analog ground disables the internal reference of each device, allowing the internal reference ladders to be driven directly by a set of external reference sources. Followed by a 10Hz lowpass filter and precision voltage-divider (Figure 11), the MAX6066 generates a DC level of 2.500V. The buffered outputs of this divider are set to 2.0V, 1.5V, and 1.0V, with an accuracy that depends on the tolerance of the divider resistors. The three voltages are buffered by the MAX4252, which provides low noise and low DC offset. The individual voltage followers are connected to 10Hz lowpass filters, which fil-

ter both the reference voltage and amplifier noise to a level of 3nV/VHz. The 2.0V and 1.0V reference voltages set the differential full-scale range of the associated ADCs at 2VP-P. The 2.0V and 1.0V buffers drive the ADC's internal ladder resistances between them. Note that the common power supply for all active components removes any concern regarding power-supply sequencing when powering up or down. With the outputs of the MAX4252 matching better than 0.1%, the buffers and subsequent lowpass filters can be replicated to support as many as 32 ADCs. For applications that require more than 32 matched ADCs, a voltage reference and divider string common to all converters is highly recommended.

_Grounding, Bypassing, and Board Layout

The MAX1449 requires high-speed board layout design techniques. Locate all bypass capacitors as close to the device as possible, preferably on the same side as the ADC, using surface mount devices for minimum inductance. Bypass VDD, REFP, REFN, and COM with two parallel 0.1µF ceramic capacitors and a 2.2µF bipolar capacitor to GND. Follow the same rules to bypass the digital supply (OVDD) to OGND. Multi-layer boards with separated ground and power planes produce the highest level of signal integrity. Consider the use of a split ground plane arranged to match the physical location of the analog ground (GND) and the digital output driver ground (OGND) on the ADC's package. The two ground planes should be joined at a single point, such that the noisy digital ground currents do not interfere with the analog ground plane. The ideal location of this connection can be determined experimentally at a point along the gap between the two ground planes, which produces optimum results. Make this connection with a low-value, surface-mount resistor $(1\Omega \text{ to } 5\Omega)$, a ferrite bead or a direct short. Alternatively, all ground pins could share the same ground plane, if the ground plane is sufficiently isolated from any noisy digital systems ground plane (e.g., downstream output buffer or DSP ground plane). Route high-speed digital signal traces away from sensitive analog traces. Keep all signal lines short and free of 90° turns.

Static Parameter Definitions

Integral Nonlinearity (INL)

Integral nonlinearity is the deviation of the values on an actual transfer function from a straight line. This straight line can be either a best straight-line fit or a line drawn between the endpoints of the transfer function, once offset and gain errors have been nullified. The static linearity parameters for the MAX1449 are measured using the best straight-line fit method.

Differential Nonlinearity (DNL)

Differential nonlinearity is the difference between an actual step width and the ideal value of 1LSB. A DNL error specification of less than 1LSB guarantees no missing codes and a monotonic transfer function.

Dynamic Parameter Definitions

Aperture Jitter

Figure 12 depicts the aperture jitter (t_{AJ}), which is the sample-to-sample variation in the aperture delay.

Aperture Delay

Aperture delay (t_{AD}) is the time defined between the falling-edge of the sampling clock and the instant when an actual sample is taken (Figure 12).

Signal-to-Noise Ratio (SNR)

For a waveform perfectly reconstructed from digital samples, the theoretical maximum SNR is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal, theoretical minimum analog-to-digital noise is caused by quantization error only and results directly from the ADC's resolution (N Bits):

$$SNR(MAX) = 6.02 \times N + 1.76$$

In reality, there are other noise sources besides quantization noise: thermal noise, reference noise, clock jitter, etc. SNR is computed by taking the ratio of the RMS signal to the RMS noise, which includes all spectral components minus the fundamental, the first five harmonics, and the DC offset.

Signal-to-Noise Plus Distortion (SINAD)

SINAD is computed by taking the ratio of the RMS signal to all spectral components minus the fundamental and the DC offset.

Effective Number of Bits (ENOB)

ENOB specifies the dynamic performance of an ADC at a specific input frequency and sampling rate. An ideal ADC's error consists of quantization noise only. ENOB is computed from:

 $ENOB = \frac{\left(SINAD - 1.76\right)}{6.02}$

Total Harmonic Distortion (THD)

THD is typically the ratio of the RMS sum of the first five harmonics of the input signal to the fundamental itself. This is expressed as:

THD =
$$20 \times log \left(\frac{\sqrt{(V_2^2 + V_3^2 + V_4^2 + V_5^2)}}{V_1} \right)$$

where V_1 is the fundamental amplitude, and V_2 through V_5 are the amplitudes of the 2nd- through 5th-order harmonics.




Figure 12. T/H Aperture Timing


Spurious-Free Dynamic Range (SFDR)

SFDR is the ratio expressed in decibels of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next largest spurious component, excluding DC offset.

Intermodulation Distortion (IMD)

The two-tone IMD is the ratio expressed in decibels of either input tone to the worst 3rd-order (or higher) intermodulation products. The individual input tone levels are at -6.5dB full scale and their envelope is at -0.5dB full scale.

_Pin Configuration




Chip Information

TRANSISTOR COUNT: 5684

PROCESS: CMOS

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

NOTES:

- NOTES:

 1. ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5-1982.

 2. DATUM PLANE EHE IS LOCATED AT MOLD PARTING LINE AND COINCIDENT WITH LEAD, WHERE LEAD EXITS PLASTIC BODY AT BOTTOM OF PARTING LINE.

 3. DIMENSIONS DI AND EI DO NOT INCLUDE MOLD PROTRUSION.

 ALLOWABLE MOLD PROTRUSION IS 0.25 MM ON DI AND EI
- DIMENSIONS.
 THE TOP OF PACKAGE IS SMALLER THAN THE BOTTOM OF PACKAGE BY 0.15 MILLIMETERS.
- DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION, ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 MM TOTAL IN EXCESS OF THE 6 DIMENSION AT MAXIMUM MATERIAL CONDITION.
 ALL DIMENSIONS ARE IN MILLIMETERS.
 THIS DUTLINE CONFORMS TO JEDEC PUBLICATION 95, REGISTRATION

- MS-026.

 8. LEADS SHALL BE COPLANAR WITHIN .004 INCH.

 9. TOPMARK SHOWN IS FOR PACKAGE DRIENTATION REFERENCE ONLY.

	JEDEC VARIATIONS DIMENSIONS IN MILLIMETERS		
	AA	AA	
	5×5×1	.0 MM 0.	
	MIN.	MAX.	
Α	74	1.20	
A ₁	0.05	0.15	
Az	0.95	1.05	
D	6.80	7.20	
D ₁	4.80	5.20	
Ε	6.80	7.20	
E ₁	4.80	5.20	
L	0.45	0.75	
N	3	2	
е	0.50	BSC.	
b	0.17	0.27	
lo1	0.17	0.23	
С	0.09	0.20	
c 1	0.09	0.16	

DALLAS /// XI// PACKAGE OUTLINE, 32L TQFP, 5x5x1.0mm В 21-0110

-DRAWING NOT TO SCALE-

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.