

General Description


The MAX500 is a quad, 8-bit, voltage-output digital-to-analog converter (DAC) with a cascadable serial interface. The IC includes four output buffer amplifiers and input logic for an easy-to-use, two- or three-wire serial interface. In a system with several MAX500s, only one serial data line is required to load all the DACs by cascading them. The MAX500 contains double-buffered logic and a 10-bit shift register that allows all four DACs to be updated simultaneously using one control signal. There are three reference inputs so the range of two of the DACs can be independently set while the other two DACs track each other.

The MAX500 achieves 8-bit performance over the full operating temperature range without external trimming.

Applications

Minimum Component Count Analog Systems
Digital Offset/Gain Adjustment
Industrial Process Control
Arbitrary Function Generators
Automatic Test Equipment

Functional Diagram



Features


- **♦ Buffered Voltage Outputs**
- ♦ Double-Buffered Digital Inputs
- ♦ Microprocessor and TTL/CMOS Compatible
- ♦ Requires No External Adjustments
- **♦ Two- or Three-Wire Cascadable Serial Interface**
- **♦ 16-Pin DIP/SO Package and 20-Pin LCC**
- Operates from Single or Dual Supplies

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE	ERROR (LSB)
MAX500ACPE	0℃ to +70℃	16 Plastic DIP	±1
MAX500BCPE	0℃ to +70℃	16 Plastic DIP	±2
MAX500ACWE	0℃ to +70℃	16 Wide SO	±1
MAX500BCWE	0℃ to +70℃	16 Wide SO	±2
MAX500BC/D	0℃ to +70℃	Dice*	±2
MAX500AEPE	-40℃ to +85℃	16 Plastic DIP	±1
MAX500BEPE	-40℃ to +85℃	16 Plastic DIP	±2
MAX500AEWE	-40℃ to +85℃	16 Wide SO	±1
MAX500BEWE	-40℃ to +85℃	16 Wide SO	±2
MAX500AEJE	-40℃ to +85℃	16 CERDIP	±1
MAX500BEJE	-40℃ to +85℃	16 CERDIP	±2
MAX500AMJE	-55℃ to +125℃	16 CERDIP	±1
MAX500BMJE	-55℃ to +125℃	16 CERDIP	±2
MAX500AMLP	-55℃ to +125℃	20 LCC	±1
MAX500BMLP	-55℃ to +125℃	20 LCC	±2

^{*}Contact factory for dice specifications.

Pin Configurations



MIXIM

Maxim Integrated Products

ABSOLUTE MAXIMUM RATINGS

Power Requirements	
V _{DD} to AGND	0.3V, +17V
V _{DD} to DGND	0.3V, +17V
Vss to DGND	7V, (V _{DD} + 0.3V)
V _{DD} to V _{SS}	0.3V, +24V
Digital Input Voltage to DGND	0.3V, (V _{DD} + 0.3V)
V _{REF} to AGND	0.3V, (V _{DD} + 0.3V)
VOUT to AGND (Note 1)	0.3V, (V _{DD} + 0.3V)
Power Dissipation ($T_A = +70$ °C)	
Plastic DIP (derate 10.53mW/℃ above	ve +70℃)842mW

Wide SO (derate 9.52mW/℃ above +7	
CERDIP (derate 10.00mW/℃ above +7	70℃)800mW
LCC (derate 9.09mW/℃ above +70℃)	727mW
Operating Temperature Ranges	
MAX500_C	0℃ to + 70℃
MAX500_E	40℃ to +85℃
MAX500_M	55℃ to +125℃
Storage Temperature Range	
Lead Temperature (soldering, 10sec)	+300℃

Note 1: The outputs may be shorted to AGND, provided that the power dissipation of the package is not exceeded. Typical short-circuit current to AGND is 25mA

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS—Dual Supplies

 $(V_{DD} = +11.4V \text{ to } +16.5V, V_{SS} = -5V \pm 10\%, AGND = DGND = 0V, V_{REF} = +2V \text{ to } (V_{DD} - 4V), T_A = T_{MIN} \text{ to } T_{MAX}, unless \text{ otherwise noted.})$

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
STATIC PERFORMANCE	•						
Resolution				8			Bits
Total Unadjusted Error		$V_{DD} = 15V \pm 5\%,$	MAX500A			±1	LSB
Total Unadjusted Error		VREF = 10V	MAX500B			±2	LOD
Relative Accuracy		MAX500A	MAX500A			±1/2	LSB
Relative Accuracy		MAX500B				±1	LOD
Differential Nonlinearity		Guaranteed monoton	ic			±1	LSB
Full-Scale Error		MAX500A				±1/2	LSB
ruii-Scale Elioi		MAX500B				±1	LOD
Full-Scale Tempco		VREF = 10V			±5		ppm/℃
		T _A = +25℃	MAX500A			±15	
Zero-Code Error		1A = +23 C	MAX500B			±20	mV
Zelo-Code Liloi		$T_A = T_{MIN}$ to T_{MAX}	MAX500A			±20	
			MAX500B			±30	
Zero-Code Tempco					±30		µV/℃
REFERENCE INPUT							
Reference Input Range				2		V _{DD} - 4	V
Reference Input Resistance		VREFC, VREFD		11			kΩ
Neierenee input Nesistanee		V _{REF} A/B		5.5			
Reference Input Capacitance		T _A = +25℃, code dep	pendent (Note 2)			100	pF
Channel-to-Channel Isolation		T _A = +25℃ (Notes 2,	,	-60			dB
AC Feedthrough		T _A = +25℃ (Notes 2,	3)	-70			dB
DIGITAL INPUTS							
Digital Input High Voltage	VIH			2.4		5.5	V
Digital Input Low Voltage	VIL					8.0	V
Digital Output High Voltage	Voн	I _{OUT} = -1mA, SRO only		V _{DD} - 1			V
Digital Output Low Voltage	VoL	I _{OUT} = 1mA, SRO onl	у	0.4			V
Digital Input Leakage Current		(Note 4)	Excluding LOAD			±1	μА
Digital Iliput Leakage Cullett		,	TOAD = 0V			30	
Digital Input Capacitance		T _A = +25℃ (Note 2)				8	pF

ELECTRICAL CHARACTERISTICS—Dual Supplies (continued)

 $(V_{DD} = +11.4V \text{ to } +16.5V, V_{SS} = -5V \pm 10\%, AGND = DGND = 0V, V_{REF} = +2V \text{ to } (V_{DD} - 4V), T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.})$

PARAMETER	SYMBOL	CONE	DITIONS	MIN	TYP	MAX	UNITS
DYNAMIC PERFORMANCE		I					I
Voltage Output Slew Rate		TA = +25℃ (Note 2)		3	8		V/µs
V _{OUT} Settling Time		To $\pm 1/2$ LSB, V _{REF} = 1 2 k Ω in parallel with 10	0V, V _{DD} = +15V, 00pF load (Note 2)		2.5	4.5	μs
Digital Feedthrough		(Note 5)			50		nV-s
Digital Crosstalk		(Note 5)			50		nV-s
Output Load Resistance		V _{OUT} = 10V		2			kΩ
POWER SUPPLIES							
Positive Supply Voltage	V _{DD}	For specified perform	ance	11.4		16.5	V
D ''' O 1 O 1		0 1 1 1 1	T _A = +25℃			10	
Positive Supply Current	IDD	Outputs unloaded	T _A = T _{MIN} to T _{MAX}			12	- mA
N. C. O. I.O. I			T _A = +25℃			-9	
Negative Supply Current	I _{SS}	Outputs unloaded	TA = TMIN to TMAX			-10	mA
SWITCHING CHARACTERIST	TICS (T _A = +25	5℃, Note 6)					I
3-Wire Mode							
SDA Valid to SCL Setup	ts1			150			ns
SDA Valid to SCL Hold	tH			0			ns
SCL High Time	t ₁			350			ns
SCL Low Time	t ₂			350			ns
SCL Rise Time		(Note 7)				50	μs
SCL Fall Time		(Note 7)				50	μs
LOAD Pulse Width	t _{LDW}			150			ns
LOAD Delay from SCL	tLDS			150			ns
LDAC Pulse Width	tLDAC			150			ns
SRO Output Delay	t _{D1}	C _{LOAD} = 50pF				150	ns
2-Wire Mode	-			•			
SDA Valid to SCL Hold	tH			0			ns
SCL High Time	t ₁			350			ns
SCL Low Time	t ₂	_		350			ns
SCL Rise Time		(Note 7)				50	μs
SCL Fall Time		(Note 7)				50	μs
LDAC Pulse Width	tLDAC			150			ns
SCL Valid to SDA Setup	ts1	Start condition		150			ns
SDA Valid to SCL Setup	ts2	Stop condition		100			ns
SDA Valid to Rising SCL	ts3			125			ns
SRO Output Delay	t _{D1}	C _{LOAD} = 50pF				150	ns


ELECTRICAL CHARACTERISTICS—Single Supply


(VDD = +15V ±5%, VSS = AGND = DGND = 0V, VREF = 10V, TA = TMIN to TMAX, unless otherwise noted.)

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
STATIC PERFORMANCE	'						
Resolution				8			Bits
Total Usedinated Free		$V_{DD} = 15V \pm 5\%,$	MAX500A			±1	LSB
Total Unadjusted Error		V _{REF} = 10V	MAX500B			±2	LSB
Polativo Acquiracy			MAX500A			±1/2	LSB
Relative Accuracy			MAX500B			±1	LOD
Differential Nonlinearity		Guaranteed monoton	ic			±1	LSB
Full-Scale Error			MAX500A			±1/2	LSB
Full-Scale Error			MAX500B			±1	LSB
Full-Scale Tempco		V _{REF} = 10V			±5		ppm/℃
		T _A = +25℃	MAX500A			±15	±15 ±20 ±20 ±30
Zero-Code Error		1A = +25 C	MAX500B			±20	
Zero-Code Error		$T_{\Delta} = T_{\text{MINI}}$ to $T_{\text{M}\Delta X}$	MAX500A			±20	
			MAX500B			±30	
Zero-Code Tempco					±30		µV/℃
REFERENCE INPUT—All speci	fications are	the same as for dual su	ıpplies.				
DIGITAL INPUTS—All specifica	tions are the	same as for dual supp	lies.				
DYNAMIC PERFORMANCE—A	All specification	ns are the same as for	dual supplies.				
POWER SUPPLIES							
Positive Supply Voltage	V _{DD}	For specified perform	nance	14.25		15.75	V
Positive Supply Current	lan	Outpute upleaded	T _A = +25℃			10	mA
rosilive Supply Culteril	טטי	I _{DD} Outputs unloaded	$T_A = T_{MIN}$ to T_{MAX}			12	
SWITCHING CHARACTERISTI	CS—All spec	ifications are the same	as for dual supplies.	1			


- Note 2: Guaranteed by design. Not production tested.
- Note 3: $T_A = +25$ °C, $V_{REF} = 10$ kHz, 10V peak-to-peak sine wave.
- **Note 4:** LOAD has a weak internal pull-up resistor to V_{DD}.
- Note 5: DAC switched from all 1s to all 0s, and all 0s to all 1s code.
- Note 6: Sample tested at +25℃ to ensure compliance.
- Note 7: Slow rise and fall times are allowed on the digital inputs to facilitate the use of opto-couplers. Only timing for SCL is given because the other digital inputs should be stable when SCL transitions.

Typical Operating Characteristics





Typical Operating Characteristics (continued)



_Detailed Description

The MAX500 has four matched voltage-output digital-to-analog converters (DACs). The DACs are "inverted" R-2R ladder networks which convert 8 digital bits into equivalent analog output voltages in proportion to the applied reference voltage(s). Two DACs in the MAX500 have a separate reference input while the other two DACs share one reference input. A simplified circuit diagram of one of the four DACs is provided in Figure 1.




Figure 1. Simplified DAC Circuit Diagram

VREF Input

The voltage at the VREF pins (pins 4, 12, and 13) sets the full-scale output of the DAC. The input impedance

of the VREF inputs is code dependent. The lowest value, approximately $11k\Omega$ (5.5k Ω for VREFA/B), occurs when the input code is 01010101. The maximum value of infinity occurs when the input code is 00000000. Because the input resistance at VREF is code dependent, the DAC's reference sources should have an output impedance of no more than 20Ω (no more than 10Ω for VREFA/B). The input capacitance at VREF is also code dependent and typically varies from 15pF to 35pF (30pF to 70pF for VREFA/B). VOUTA, VOUTB, VOUTC, and VOUTD can be represented by a digitally programmable voltage source as:

where N_b is the numeric value of the DAC's binary input code.

Output Buffer Amplifiers

All voltage outputs are internally buffered by precision unity-gain followers, which slew at greater than $3V/\mu s$. When driving $2k\Omega$ in parallel with 100pF with a full-scale transition (0V to +10V or +10V to 0V), the output settles to $\pm 1/2 LSB$ in less than 4 μs . The buffers will also drive $2k\Omega$ in parallel with 500pF to 10V levels without oscillation. Typical dynamic response and settling performance of the MAX500 is shown in Figures 2 and 3.

A simplified circuit diagram of an output buffer is shown in Figure 4. Input common-mode range to AGND is provided by a PMOS input structure. The output circuitry incorporates a pull-down circuit to actively drive Vout to within +15mV of the negative supply (Vss). The buffer circuitry allows each DAC output to




Figure 2. Positive and Negative Settling Times




Figure 3. Dynamic Response

sink, as well as source up to 5mA. This is especially important in single-supply applications, where Vss is connected to AGND, so that the zero error is kept at or under 1/2LSB (V_{REF} = +10V). A plot of the Output Sink Current vs. Output Voltage is shown in the *Typical Operating Characteristics* section.

Digital Inputs and Interface Logic

The digital inputs are compatible with both TTL and 5V CMOS logic; however, the power-supply current (I_{DD}) is somewhat dependent on the input logic level. Supply current is specified for TTL input levels (worst case) but is reduced (by about 150μ A) when the logic inputs are driven near DGND or 4V above DGND.

Do not drive the digital inputs directly from CMOS logic running from a power supply exceeding 5V. When driv-




Figure 4. Simplified Output Buffer Circuit

ing SCL through an opto-isolator, use a Schmitt trigger to ensure fast SCL rise and fall times.

The MAX500 allows the user to choose between a 3-wire serial interface and a 2-wire serial interface. The choice between the 2-wire and the 3-wire interface is set by the $\overline{\text{LOAD}}$ signal. If the $\overline{\text{LOAD}}$ is allowed to float (it has a weak internal pull-up resistor to VDD), the 2-wire interface is selected. If the $\overline{\text{LOAD}}$ signal is kept to a TTL-logic high level, the 3-wire interface is selected.

3-Wire Interface

The 3-wire interface uses the classic Serial Data (SDA), Serial Clock (SCL), and $\overline{\text{LOAD}}$ signals that are used in standard shift registers. The data is clocked in on the falling edge of SCL until all 10 bits (8 data bits and 2 address bits) are entered into the shift register.




Figure 5. 3-Wire Mode




Figure 6. 2-Wire Mode

A low level on $\overline{\text{LOAD}}$ line initiates the transfer of data from the shift register to the addressed input register. The data can stay in this register until all four of the input registers are updated. Then all of the DAC registers can be simultaneously updated using the $\overline{\text{LDAC}}$ (load DAC) signal. When $\overline{\text{LDAC}}$ is low, the input register's data is loaded into the DAC registers (see Figure 5 for timing diagram). This mode is cascadable by connecting Serial Output (SRO) to the second chip's SDA pin. The delay of the SRO pin from SCL does not cause setup/hold time violations, no matter how many MAX500s are cascaded. Restrict the voltage at $\overline{\text{LDAC}}$ and $\overline{\text{LOAD}}$ to +5.5V for a logic high.

2-Wire Interface

The 2-wire interface uses SDA and SCL only. LOAD must be floating or tied to VDD. Each data frame (8 data bits and 2 address bits) is synchronized by a timing relationship between SDA and SCL (see Figure 6 for the timing diagram). Both SDA and SCL should normally be high when inactive. A falling edge of SDA (while SCL is high) followed by a falling edge of SCL (while SDA is low) is the start condition. This always loads a 0 into the first bit of the shift register. The shift register is extended to 11 bits so this "data" will not affect the input register information. The timing now follows the 3wire interface, except the SDA line is not allowed to change when SCL is high (this prevents the MAX500 from retriggering its start condition). After the last data bit is entered, the SDA line should go low (while the SCL line is low), then the SCL line should rise followed by the SDA line rising. This is defined as the stop condition, or end of frame.

Cascading the 2-wire interface can be done, but the user must be careful of both timing and formatting. Timing must take into account the intrinsic delay of the SRO pin from the internally generated start/stop conditions. The ts2 value should be increased by n times tD1 (where n = number of cascaded MAX500s). The t_{LDS} value should also be increased by n times tD1. No other timing parameters need to be modified. A more serious concern is one of formatting. Generally, since each frame has a start/stop condition, each chip that has data cascaded through it will accept that data as if it were its own data. Therefore, to circumvent this limitation, the user should not generate a stop bit until all DACs have been loaded. For example, if there are three MAX500s cascaded in the 2-wire mode, the data transfer should begin with a start condition, followed by 10 data bits, a zero bit, 10 data bits, a zero bit, 10 data bits, and then a stop condition. This will prevent each MAX500 from decoding the middle data for itself.

The data is entered into the shift register in the following order:

A1 A0 D7 D6 D5 D4 D3 D2 D1 D0 (First) (MSB) (Last

where address bits A1 and A0 select which DAC register receives data from the internal shift register. Table 1 lists the channel addresses. D7 (MSB) through D0 is the data byte.

Since $\overline{\text{LDAC}}$ is asynchronous with respect to SCL, SDA, and $\overline{\text{LOAD}}$, care must be taken to assure that incorrect data is not latched through to the DAC registers. If the 3-wire serial interface is used, $\overline{\text{LDAC}}$ can be either tied low permanently or tied to $\overline{\text{LOAD}}$ as long as t_{LDS} is always maintained. However, if the 2-wire interface is used, $\overline{\text{LDAC}}$ should not fall before the stop condition is internally detected. (This is the reason for the t_{LDS} delay of $\overline{\text{LDAC}}$ after the last rising edge of SDA.)

Table 1. DAC Addressing

A1	A0	SELECTED INPUT REGISTER
L	L	DAC A Input Register
L	Н	DAC B Input Register
Н	L	DAC C Input Register
Н	Н	DAC D Input Register

Table 2. Logic Input Truth Table

SCL	SDA	LOAD	LDAC	FUNCTION
F	Data	VDD	Н	Latching data into shift register (2W)
Н	Data	V_{DD}	Н	Data should not be changing (2W)
L	Х	V_{DD}	Н	Data is allowed to change (2W)
F	Data	М	Н	Latching data into shift register (3W)
Н	Х	М	Н	Data is allowed to change (3W)
L	Х	М	Н	Data is allowed to change (3W)
Н	Х	L	Н	Loads input register from shift register (3W)
Н	Х	L	L	DAC register reflects data held in their respective input registers

Notes:

 $\begin{array}{ll} \mbox{H = Logic High} & 2\mbox{W = 2-Wire} \\ \mbox{L = Logic Low} & 3\mbox{W = 3-Wire} \\ \mbox{M = TTL Logic High} & \mbox{F = Falling Edge} \end{array}$

X = Don't Care

The SRO output swings from V_{DD} to DGND. Cascading to other MAX500s poses no problem. If SRO is used to drive a TTL-compatible input, use a clamp diode between TTL +5V and V_{DD} and the current-limiting resistor to prevent potential latchup problems with the 5V supply.

Table 2 shows the truth table for SDA, SCL, $\overline{\text{LOAD}}$, and $\overline{\text{LDAC}}$ operation. Figures 5 and 6 show the timing diagrams for the MAX500.

_Applications Information

Power-Supply and Reference Operating Ranges

The MAX500 is fully specified to operate with V_{DD} between +12V ±5% and +15V ±10% (+11.4V to +16.5V), and with VSS from 0V to -5.5V. 8-bit performance is also guaranteed for single-supply operation (VSS = 0V), however, zero-code error is reduced when VSS is -5V (see *Output Buffer Amplifiers* section).

For an adequate DAC and buffer operating range, the V_{REF} voltage must always be at least 4V below V_{DD} . The MAX500 is specified to operate with a reference input range of +2V to V_{DD} - 4V.

Ground Management

Digital or AC transient signals between AGND and DGND will create noise at the analog outputs. It is recommended that AGND and DGND be tied together at the DAC and that this point be tied to the highest quality ground available. If separate ground buses are used, then two clamp diodes (1N914 or equivalent) should be connected between AGND and DGND to keep the two




Figure 7. Suggested MAX500 PC Board Layout for Minimizing Crosstalk

ground buses within one diode drop of each other. To avoid parasitic device turn-on, AGND must not be allowed to be more negative than DGND. DGND should be used as supply ground for bypassing purposes.




Figure 8. MAX500 Unipolar Output Circuit




Figure 9. Bipolar Output Circuit

Table 3. Unipolar Code Table

DAC CO	NTENTS	ANALOG
MSB	LSB	OUTPUT
1111	1111	$+V_{REF} \left(\frac{255}{256}\right)$
1000	0001	$+V_{REF} \left(\frac{129}{256}\right)$
1000	0000	$+V_{REF}\left(\frac{128}{256}\right) = +\frac{V_{REF}}{2}$
0111	1111	$+V_{REF} \left(\frac{127}{256}\right)$
0000	0001	$+V_{REF}\left(\frac{1}{256}\right)$
0000	0000	0V

Note: 1LSB = (V_{REF}) $(2^{-8}) = +V_{REF} \left(\frac{1}{256}\right)$

Careful PC board ground layout techniques should be used to minimize crosstalk between DAC outputs, the reference input(s), and the digital inputs. This is particularly important if the reference is driven from an AC source. Figure 7 shows suggested PC board layouts for minimizing crosstalk.

Unipolar Output

In unipolar operation, the output voltages and the reference input(s) are the same polarity. The unipolar circuit configuration is shown in Figure 8 for the MAX500. The device can be operated from a single supply with a slight increase in zero error (see *Output Buffer Amplifiers* section). To avoid parasitic device turn-on, the voltage at VREF must always be positive with respect to AGND. The unipolar code table is given in Table 3.

Bipolar Output

Each DAC output may be configured for bipolar operation using the circuit in Figure 9. One op amp and two resistors are required per channel. With R1 = R2:

where D_A is a fractional representation of the digital word in Register A.

Table 4 shows the digital code versus output voltage for the circuit in Figure 9.

Table 4. Bipolar Code Table

DAC CO	NTENTS	ANALOG
MSB	LSB	OUTPUT
1111	1111	+V _{REF} (127)
1000	0001	$+V_{REF}\left(\frac{1}{128}\right)$
1000	0000	0V
0111	1111	$-V_{REF}\left(\frac{1}{128}\right)$
0000	0001	-V _{REF} (127)
0000	0000	$-V_{REF}\left(\frac{128}{128}\right) = -V_{REF}$

Note: 1LSB = (V_{REF}) $(2^{-8}) = +V_{REF}$ $(\frac{1}{256})$




Figure 10. AGND Bias Circuit

Offsetting AGND

AGND can be biased above DGND to provide an arbitrary nonzero output voltage for a "zero" input code. This is shown in Figure 10. The output voltage at VouTA is:

where DA is a fractional representation of the digital input word. Since AGND is common to all four DACs, all outputs will be offset by VBIAS in the same manner. Since AGND current is a function of the four DAC codes, it should be driven by a low-impedance source. VBIAS must be positive.

Using an AC Reference

In applications where VREF has AC signal components, the MAX500 has multiplying capability within the limits of the VREF input range specifications. Figure 11 shows a technique for applying a sine-wave signal to the reference input, where the AC signal is biased up before being applied to VREF. Output distortion is typically less than 0.1% with input frequencies up to 50kHz, and the typical -3dB frequency is 700kHz. Note that VREF must never be more negative than AGND.

Generating Vss

The performance of the MAX500 is specified for both dual and single-supply (Vss = 0V) operation. When the improved performance of dual-supply operation is desired, but only a single supply is available, a -5V Vss supply can be generated using an ICL7660 in one of the circuits of Figure 12.

Digital Interface Applications

Figures 13 through 16 show examples of interfacing the MAX500 to most popular microprocessors.




Figure 11. AC Reference Input Circuit




Figure 12. Generating -5V for VSS




Figure 13. 80C51 Interface




Figure 14. Z-80 with Z8420 PIO Interface




Figure 15. 8085/8088 with Programmable Peripheral Interface





Figure 16. 6809/6502 Interface

_Pin Configurations (continued)

TOP VIEW 18 V_{DD} V_{SS} 4 V_{REF}A/B 5 17 V_{REF}C MIXIM AGND 6 MAX500 16 V_{REF}D 15 SRO N.C. 7 N.C. 8 14 N.C. 12 LOAD LDAC SDA SCL LCC

__Chip Topography



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

12 ______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600