

## +1.2V to +5.5V, ±15kV ESD-Protected, 0.1μA, 35Mbps, 8-Channel Level Translators

### **General Description**

The MAX3000E/MAX3001E/MAX3002–MAX3012 8-channel level translators provide the level shifting necessary to allow data transfer in a multivoltage system. Externally applied voltages, VCC and VL, set the logic levels on either side of the device. Logic signals present on the VL side of the device appear as a higher voltage logic signal on the VCC side of the device, and vice-versa.

The MAX3000E/MAX3001E/MAX3002/MAX3003 use an architecture specifically designed to be bidirectional without the use of a directional pin.

The MAX3000E/MAX3001E/MAX3002/MAX3004–MAX3012 feature an EN input that, when low, reduces the  $V_{\rm CC}$  and  $V_{\rm L}$  supply currents to < 2 $\mu$ A. The MAX3000E/MAX3001E also have ±15kV ESD protection on the I/O  $V_{\rm CC}$  side for greater protection in applications that route signals externally. The MAX3000E operates at a guaranteed data rate of 230kbps. The MAX3001E operates at a guaranteed data rate of 4Mbps. The MAX3002–MAX3012 operate at a guaranteed data rate of 20Mbps over the entire specified operating voltage range.

The MAX3000E/MAX3001E/MAX3002–MAX3012 accept V<sub>L</sub> voltages from +1.2V to +5.5V and V<sub>CC</sub> voltages from +1.65V to +5.5V, making them ideal for data transfer between low-voltage ASICs/PLDs and higher voltage systems. The MAX3000E/MAX3001E/MAX3002–MAX3012 are available in 20-bump UCSP<sup>TM</sup>, 20-pin TQFN (5mm x 5mm), and 20-pin TSSOP packages.

### \_Applications

CMOS Logic-Level Translation

Cellphones

SPI™ and MICROWIRE™ Level Translation

Low-Voltage ASIC Level Translation

**Smart Card Readers** 

Cellphone Cradles

Portable POS Systems

Portable Communication Devices

Low-Cost Serial Interfaces

**GPS** 

Telecommunications Equipment

UCSP is a trademark of Maxim Integrated Products, Inc. SPI is a trademark of Motorola, Inc.

MICROWIR trademark of National Semiconductor.

#### **Features**

- Guaranteed Data Rate Options 230kbps (MAX3000E) 4Mbps (MAX3001E) 20Mbps (MAX3002–MAX3012)
- ♦ Bidirectional Level Translation Without Using a Directional Pin (MAX3000E/MAX3001E/MAX3002/ MAX3003)
- Unidirectional Level Translation (MAX3004–MAX3012)
- ♦ Operation Down to +1.2V on V<sub>L</sub>
- ◆ ±15kV ESD Protection on I/O V<sub>CC</sub> Lines (MAX3000E/MAX3001E)
- ♦ Ultra-Low 0.1µA Supply Current in Shutdown
- ♦ Low Quiescent Current (< 10μA)
- ♦ UCSP, TQFN, and TSSOP Packages


### **Ordering Information**

| PART          | TEMP RANGE     | PIN-PACKAGE |
|---------------|----------------|-------------|
| MAX3000EEUP   | -40°C to +85°C | 20 TSSOP    |
| MAX3000EEBP-T | -40°C to +85°C | 4 x 5 UCSP  |

Ordering Information continued at end of data sheet.

**Note:** All devices operate over the -40°C to +85°C operating temperature range.

### **Typical Operating Circuit**



Pin Configurations and Functional Diagrams appear at end of data sheet.

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maximintegrated.com.

## $\pm 1.2V$ to $\pm 5.5V$ , $\pm 15kV$ ESD-Protected, $0.1\mu A$ , 35Mbps, 8-Channel Level Translators

### **ABSOLUTE MAXIMUM RATINGS**

| (All voltages referenced to GND.)  |
|--|
| V <sub>C</sub> C0.3V to +6V  |
| V <sub>L</sub> -0.3V to +6V  |
| I/O V <sub>CC</sub>  |
| $I/O V_L$ 0.3V to $(V_L + 0.3V)$   |
| EN, EN A/B0.3V to +6V  |
| Short-Circuit Duration I/O V <sub>L</sub> , I/O V <sub>CC</sub> to GNDContinuous |
| Continuous Power Dissipation ( $T_A = +70$ °C)                                   |
| 20-Pin TSSOP (derate 7.0mW/°C above +70°C)559mW                                  |
| 20-Bump UCSP (derate 10mW/°C above +70°C)800mW                                   |
| 20-Pin 5mm x 5mm TQFN  |
| (derate 20.0mW/°C above +70°C)   |

| Operating Temperature Range  | es             |
|------------------------------|----------------|
| MAX3001EAUP                  | 40°C to +125°C |
| MAX300_EE_P                  | 40°C to +85°C  |
| MAX30E_P                     | 40°C to +85°C  |
| Junction Temperature         | +150°C         |
| Storage Temperature Range    | 65°C to +150°C |
| Lead Temperature (soldering, | 10s)+300°C     |
|                              |                |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{CC}=+1.65V\ to\ +5.5V,\ V_L=+1.2V\ to\ V_{CC},\ EN=V_L\ (MAX3000E/MAX3001E/MAX3002/MAX3004-MAX3012),\ EN\ A/B=V_L\ or\ 0\ (MAX3003),\ T_A=T_{MIN}\ to\ T_{MAX}.\ Typical\ values\ are\ at\ V_{CC}=+1.65V,\ V_L=+1.2V,\ and\ T_A=+25^{\circ}C.)\ (Notes\ 1,\ 2)$ 

| PARAMETER                               | PARAMETER SYMBOL CONDITIONS |   |      |        | MAX  | UNITS |  |
|---|-----------------------------|---|------|--------|------|-------|--|
| POWER SUPPLIES                          |                             |   |      |        |      |       |  |
| V <sub>L</sub> Supply Range             | VL                          |   | 1.2  |        | Vcc  | V     |  |
| V <sub>CC</sub> Supply Range            | Vcc                         |   | 1.65 |        | 5.50 | V     |  |
| Supply Current from V <sub>CC</sub>     | lovoo                       | I/O V <sub>CC</sub> _= 0, I/O V <sub>L</sub> _= 0<br>or I/O V <sub>CC</sub> _= V <sub>CC</sub> , I/O V <sub>L</sub> _= V <sub>L</sub> ,<br>MAX3000E/MAX3002–MAX3012 |      | 0.1 10 |      | μA    |  |
|   | lavec                       | I/O V <sub>CC</sub> _= 0, I/O V <sub>L</sub> _= 0<br>or I/O V <sub>CC</sub> _= V <sub>CC</sub> , I/O V <sub>L</sub> _= V <sub>L</sub> ,<br>MAX3001E                 |      | 0.1    | 50   | μΑ    |  |
| Supply Current from V                   | love                        | I/O V <sub>CC</sub> _= 0, I/O V <sub>L</sub> _= 0<br>or I/O V <sub>CC</sub> _= V <sub>CC</sub> , I/O V <sub>L</sub> _= V <sub>L</sub> ,<br>MAX3000E/MAX3002-MAX3012 |      | 0.1    | 10   |       |  |
| Supply Current from V <sub>L</sub>      | l <sub>QVL</sub>            | I/O V <sub>CC</sub> _= 0, I/O V <sub>L</sub> _= 0<br>or I/O V <sub>CC</sub> _= V <sub>CC</sub> , I/O V <sub>L</sub> _= V <sub>L</sub> ,<br>MAX3001E                 |      | 0.1    | 50   | ł µА  |  |
| V <sub>CC</sub> Shutdown Supply Current | ISHDN-VCC                   | T <sub>A</sub> = +25°C, EN = 0,<br>MAX3000E/MAX3001E/MAX3002/<br>MAX3004–MAX3012  |      | 0.1    | 2    | μА    |  |
|   |                             | T <sub>A</sub> = +25°C, EN A/B = 0,<br>MAX3003  |      | 0.1    | 2    |       |  |
| V <sub>L</sub> Shutdown Supply Current  | ISHDN-VL                    | T <sub>A</sub> = +25°C, EN = 0,<br>MAX3000E/MAX3001E/MAX3002/<br>MAX3004–MAX3012  |      | 0.1    | 2    | μΑ    |  |
| <u></u> ■                               |                             | T <sub>A</sub> = +25°C, EN A/B = 0,<br>MAX3003  |      | 0.1    | 2    |       |  |

## +1.2V to +5.5V, ±15kV ESD-Protected, 0.1μA, 35Mbps, 8-Channel Level Translators

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC}=+1.65V\ to\ +5.5V,\ V_L=+1.2V\ to\ V_{CC},\ EN=V_L\ (MAX3000E/MAX3001E/MAX3002/MAX3004-MAX3012),\ EN\ A/B=V_L\ or\ 0\ (MAX3003),\ T_A=T_{MIN}\ to\ T_{MAX}.\ Typical\ values\ are\ at\ V_{CC}=+1.65V,\ V_L=+1.2V,\ and\ T_A=+25^\circC.)\ (Notes\ 1,\ 2)$ 

| PARAMETER   | SYMBOL           | CONDITIONS   | MIN                    | TYP | MAX                   | UNITS |
|---|------------------|--|------------------------|-----|-----------------------|-------|
| I/O V <sub>CC</sub> _ Three-State Output                  |                  | T <sub>A</sub> = +25°C, EN = 0,<br>MAX3000E/MAX3001E/MAX3002/<br>MAX3004–MAX3012                   |                        | 0.1 | 2                     | μA    |
| Leakage Current   |                  | T <sub>A</sub> = +25°C, EN A/B = 0,<br>MAX3003   |                        | 0.1 | 2                     |       |
| I/O V <sub>L</sub> _Three-State Output<br>Leakage Current |                  | EN A/B = 0, MAX3003  |                        | 0.1 | 2                     | μΑ    |
| I/O V <sub>L</sub> Pulldown Resistance<br>During Shutdown |                  | EN = 0,<br>MAX3000E/MAX3001E/MAX3002/<br>MAX3004–MAX3012   | 4.59                   |     | 8.30                  | kΩ    |
| EN or EN A/B Input Leakage Current                        |                  | T <sub>A</sub> = +25°C   |                        |     | 1                     | μΑ    |
| LOGIC-LEVEL THRESHOLDS                                    |                  |  |                        |     |                       |       |
| I/O V <sub>L</sub> Input-Voltage High Threshold           | VIHL             |  |                        |     | 2/3 x V <sub>L</sub>  | V     |
| I/O V <sub>L</sub> Input-Voltage Low<br>Threshold         | VILL             |  | 1/3 x V <sub>L</sub>   |     |                       | V     |
| I/O V <sub>CC</sub> _ Input-Voltage High<br>Threshold     | VIHC             |  |                        |     | 2/3 x V <sub>CC</sub> | V     |
| I/O V <sub>CC</sub> _ Input-Voltage Low<br>Threshold      | V <sub>ILC</sub> |  | 1/3 x V <sub>CC</sub>  |     |                       | V     |
| EN, EN A/B Input-Voltage High<br>Threshold                | VIH              |  |                        |     | V <sub>L</sub> - 0.4  | V     |
| EN, EN A/B Input-Voltage Low<br>Threshold                 | VIL              |  | 0.4                    |     |                       | V     |
| I/O V <sub>L</sub> _ Output-Voltage High                  | Vohl             | I/O V <sub>L</sub> source current = 20µA, I/O V <sub>CC</sub> ≥ V <sub>CC</sub> - 0.4V             | V <sub>L</sub> - 0.4   |     |                       | V     |
| I/O V <sub>L</sub> Output-Voltage Low                     | Voll             | I/O V <sub>L</sub> sink current = 20µA,<br>I/O V <sub>CC</sub> ≤ 0.4V                              |                        |     | 0.4                   | V     |
| I/O V <sub>CC</sub> _ Output-Voltage High                 | Vонс             | I/O V <sub>CC</sub> source current = $20\mu$ A, I/O V <sub>L</sub> $\geq$ V <sub>L</sub> - $0.4$ V | V <sub>C</sub> C - 0.4 |     |                       | V     |
| I/O V <sub>CC</sub> _ Output-Voltage Low                  | Volc             | I/O V <sub>CC</sub> sink current = 20µA,<br>I/O V <sub>L</sub> ≤ 0.4V                              |                        |     | 0.4                   | V     |
| ESD PROTECTION  |                  |  |                        |     |                       |       |
| I/O V <sub>CC</sub> _                                     |                  | Human Body Model,<br>MAX3000E/MAX3001E   |                        | ±15 |                       | kV    |



## +1.2V to +5.5V, $\pm15kV$ ESD-Protected, $0.1\mu A$ , 35Mbps, 8-Channel Level Translators

### TIMING CHARACTERISTICS

 $(V_{CC} = +1.65V \text{ to } +5.5V, V_L = +1.2V \text{ to } V_{CC}, EN = V_L \text{ (MAX3000E/MAX3001E/MAX3002/MAX3004-MAX3012)}, EN A/B = V_L \text{ or 0 (MAX3003)}, T_A = T_{MIN} \text{ to T}_{MAX}. Typical values are at V}_{CC} = +1.65V, V_L = +1.2V, \text{ and T}_{A} = +25^{\circ}C.) \text{ (Notes 1, 2)}$ 

| PARAMETER  | SYMBOL                | CONDITIONS  | MIN | TYP | MAX  | UNITS |  |
|--|-----------------------|---|-----|-----|------|-------|--|
|  |                       | $R_S = 50\Omega$ , $C_{VCC} = 50pF$ , MAX3000E, Figures 1a, 1b                    | 400 | 800 | 1200 |       |  |
| I/O V <sub>CC</sub> _ Rise Time                      | tRVCC                 | $R_S = 50\Omega$ , $C_{VCC} = 50$ pF, MAX3001E, Figures 1a, 1b                    |     | 25  | 50   | ns    |  |
|  |                       | $R_S = 50\Omega$ , $C_{VCC} = 50pF$ , MAX3002–MAX3012, Figures 1a, 1b             |     |     | 15   |       |  |
|  |                       | $R_S = 50\Omega$ , $C_{VCC} = 50$ pF, MAX3000E, Figures 1a, 1b                    | 400 | 800 | 1200 |       |  |
| I/O V <sub>CC</sub> _ Fall Time                      | tFVCC                 | $R_S = 50\Omega$ , $C_{VCC} = 50$ pF, MAX3001E, Figures 1a, 1b                    |     | 25  | 50   | ns    |  |
|  |                       | $R_S = 50\Omega$ , $C_{VCC} = 50pF$ , MAX3002–MAX3012, Figures 1a, 1b             |     |     | 15   |       |  |
|  |                       | $R_S = 50\Omega$ , $C_{VL} = 50$ pF, MAX3000E, Figures 2a, 2b                     | 400 | 800 | 1200 |       |  |
| I/O V <sub>L_</sub> Rise Time                        | tRVL                  | $R_S = 50\Omega$ , $C_{VL} = 50$ pF, MAX3001E, Figures 2a, 2b                     |     | 25  | 50   | ns    |  |
|  |                       | $R_S = 50\Omega$ , $C_{VL} = 15pF$ , MAX3002–MAX3012, Figures 2a, 2b              |     |     | 15   |       |  |
|  | trvL                  | $R_S = 50\Omega$ , $C_{VL} = 50$ pF, MAX3000E, Figures 2a, 2b                     | 400 | 800 | 1200 |       |  |
| I/O V <sub>L_</sub> Fall Time                        |                       | $R_S = 50\Omega$ , $C_{VL} = 50$ pF, MAX3001E, Figures 2a, 2b                     |     | 25  | 65   | ns    |  |
|  |                       | R <sub>S</sub> = 50Ω, C <sub>VL</sub> = 15pF,<br>MAX3002–MAX3012, Figures 2a, 2b  |     |     | 15   |       |  |
|  |                       | $R_S = 50\Omega$ , $C_{VCC} = 50$ pF, MAX3000E, Figures 1a, 1b                    |     |     | 1000 |       |  |
| Propagation Delay<br>(Driving I/O VL_)               | I/O <sub>VL-VCC</sub> | $R_S = 50\Omega$ , $C_{VCC} = 50$ pF, MAX3001E, Figures 1a, 1b                    |     |     | 50   | ns    |  |
|  |                       | R <sub>S</sub> = 50Ω, C <sub>VCC</sub> = 50pF,<br>MAX3002–MAX3012, Figures 1a, 1b |     |     | 20   |       |  |
|  |                       | $R_S = 50\Omega$ , $C_{VL} = 50$ pF, MAX3000E, Figures 2a, 2b                     |     |     | 1000 | ns    |  |
| Propagation Delay<br>(Driving I/O V <sub>CC</sub> _) | I/Ovcc-vl             | $R_S = 50\Omega$ , $C_{VL} = 50$ pF, MAX3001E, Figures 2a, 2b                     |     |     | 50   |       |  |
|  |                       | R <sub>S</sub> = 50Ω, C <sub>VL</sub> = 15pF,<br>MAX3002–MAX3012, Figures 2a, 2b  |     |     | 20   |       |  |

**Note 1:** All units are 100% production tested at T<sub>A</sub> = +25°C. Limits over the operating temperature range are guaranteed by design and potyproduction tested.

**Note 2:** For = al operation, ensure that  $V_L < V_{CC}$ . During power-up,  $V_L > V_{CC}$  does not damage the device.

## +1.2V to +5.5V, ±15kV ESD-Protected, 0.1μA, 35Mbps, 8-Channel Level Translators

### **TIMING CHARACTERISTICS (continued)**

 $(V_{CC} = +1.65 V \text{ to } +5.5 V, \ V_L = +1.2 V \text{ to } V_{CC}, \ EN = V_L \ (MAX3000 E/MAX3001 E/MAX3002/MAX3004 - MAX3012), \ EN \ A/B = V_L \ or \ 0 \ (MAX3003), \ T_A = T_{MIN} \ to \ T_{MAX}. \ Typical values are at \ V_{CC} = +1.65 V, \ V_L = +1.2 V, \ and \ T_A = +25 °C.) \ (Notes \ 1, \ 2)$ 

| PARAMETER   | SYMBOL CONDITIONS  |  | MIN     | TYP | MAX | UNITS |
|---|--------------------|--|---------|-----|-----|-------|
|   |                    | $R_S = 50\Omega$ , $C_{VCC} = 50$ pF, $C_{VL} = 50$ pF, MAX3000E   |         |     | 500 |       |
| Channel-to-Channel Skew   | tskew              | $R_S = 50\Omega$ , $C_{VCC} = 50$ pF, $C_{VL} = 50$ pF, MAX3001E   |         |     | 10  | ns    |
|   |                    | $R_S = 50\Omega$ , $C_{VCC} = 50$ pF, $C_{VL} = 15$ pF, MAX3002–MAX3012  |         |     | 5   |       |
|   |                    | $R_S = 50\Omega$ , $C_{VCC} = 50$ pF, $C_{VL} = 50$ pF, $\Delta T_A = +20$ °C, MAX3000E (Note 3)   |         |     | 800 |       |
| Part-to-Part Skew   | tppskew            | $R_S = 50\Omega$ , $C_{VCC} = 50$ pF, $C_{VL} = 50$ pF, $\Delta T_A = +20$ °C, MAX3001E (Note 3)   |         |     | 30  | ns    |
|   |                    | R <sub>S</sub> = $50\Omega$ , C <sub>VCC</sub> = $50$ pF, C <sub>VL</sub> = $15$ pF,<br>$\Delta$ T <sub>A</sub> = $+20$ °C, MAX3002–MAX3012 (Note 3) |         |     | 10  |       |
| Propagation Delay from I/O V <sub>L</sub> to I/O V <sub>CC</sub> after EN | tEN-VCC            | C <sub>VCC</sub> = 50pF, MAX3000E/MAX3001E, MAX3002–MAX3012, Figure 3  |         |     | 2   | μs    |
| Propagation Delay from I/O V <sub>CC</sub> to I/O V <sub>L</sub> after EN | t <sub>EN-VL</sub> | C <sub>VL</sub> = 50pF, MAX3000E/MAX3001E/<br>MAX3002/MAX3004–MAX3012, Figure 4  |         |     | 2   | μs    |
| I/O VCC_ to I/O VC_ after EIV   |                    | C <sub>VL</sub> = 15pF, MAX3003, Figure 4  | igure 4 |     | 2   |       |
|   |                    | $R_S = 50\Omega$ , $C_{VCC} = 50$ pF, $C_{VL} = 50$ pF, MAX3000E   | 230     |     |     | kbps  |
| Maximum Data Rate   |                    | $R_S = 50\Omega$ , $C_{VCC} = 50$ pF, $C_{VL} = 50$ pF, MAX3001E   | 4       |     |     |       |
|   |                    | $R_S = 50\Omega$ , $C_{VCC} = 50$ pF, $C_{VL} = 15$ pF, MAX3002–MAX3012  | 20      |     |     | Mbps  |

Note 3: V<sub>CC</sub> from device 1 must equal V<sub>CC</sub> of device 2; V<sub>L</sub> from device 1 must equal V<sub>L</sub> of device 2.



# +1.2V to +5.5V, ±15kV ESD-Protected, 0.1μA, 35Mbps, 8-Channel Level Translators

### TIMING CHARACTERISTICS—MAX3002-MAX3012

 $(V_{CC} = +1.65V \text{ to } +5.5V, V_L = +1.2V \text{ to } V_{CC}, EN = V_L \text{ (MAX3002/MAX3004-MAX3012)}, EN A/B = V_L \text{ or 0 (MAX3003)}, T_A = T_{MIN} \text{ to } T_{MAX.})$  (Notes 1, 2)


| PARAMETER  | SYMBOL                | CONDITIONS                     | MIN | TYP | MAX | UNITS |  |
|--|-----------------------|--------------------------------|-----|-----|-----|-------|--|
| $\textbf{+1.2V} \leq \textbf{V}_{\boldsymbol{L}} \leq \textbf{V}_{\boldsymbol{C}\boldsymbol{C}} \leq \textbf{+3.3V}$ |                       |                                |     |     |     |       |  |
| I/O V <sub>CC</sub> _ Rise Time  | t <sub>RVCC</sub>     |                                |     |     | 15  | ns    |  |
| I/O V <sub>CC</sub> _ Fall Time  | tFVCC                 |                                |     |     | 15  | ns    |  |
| I/O V <sub>L_</sub> Rise Time  | t <sub>RVL</sub>      |                                |     |     | 15  | ns    |  |
| I/O V <sub>L</sub> _ Fall Time   | t <sub>FVL</sub>      |                                |     |     | 15  | ns    |  |
| Propagation Dalay  | I/O <sub>VL-VCC</sub> | Driving I/O V <sub>L</sub>     |     |     | 15  | no    |  |
| Propagation Delay  | I/Ovcc-vl             | Driving I/O V <sub>CC</sub> _  |     |     | 15  | ns    |  |
| Channel-to-Channel Skew  | tskew                 | Each translator equally loaded |     |     | 5   | ns    |  |
| Maximum Data Rate  |                       |                                | 20  |     |     | Mbps  |  |
| $\textbf{+2.5V} \leq \textbf{V}_{\boldsymbol{L}} \leq \textbf{V}_{\boldsymbol{C}\boldsymbol{C}} \leq \textbf{+3.3V}$ |                       |                                |     |     |     |       |  |
| I/O V <sub>CC</sub> _ Rise Time  | trvcc                 |                                |     |     | 8.5 | ns    |  |
| I/O V <sub>CC</sub> _ Fall Time  | tFVCC                 |                                |     |     | 8.5 | ns    |  |
| I/O V <sub>L_</sub> Rise Time  | t <sub>RVL</sub>      |                                |     |     | 8.5 | ns    |  |
| I/O V <sub>L</sub> _ Fall Time   | t <sub>FVL</sub>      |                                |     |     | 8.5 | ns    |  |
| Daniel Delevi  | I/O <sub>VL-VCC</sub> | Driving I/O V <sub>L</sub> _   |     |     | 8.5 | 200   |  |
| Propagation Delay  | I/O <sub>VCC-VL</sub> | Driving I/O V <sub>CC</sub> _  |     |     | 8.5 | ns    |  |
| Channel-to-Channel Skew  | tskew                 | Each translator equally loaded |     |     | 10  | ns    |  |
| Maximum Data Rate  |                       |                                | 35  |     |     | Mbps  |  |
| +1.8V $\leq$ V_L $\leq$ V_CC $\leq$ +2.5V  |                       |                                |     |     |     |       |  |
| I/O V <sub>CC</sub> _ Rise Time  | tRVCC                 |                                |     |     | 10  | ns    |  |
| I/O V <sub>CC</sub> _ Fall Time  | tFVCC                 |                                |     |     | 10  | ns    |  |
| I/O V <sub>L_</sub> Rise Time  | t <sub>RVL</sub>      |                                |     |     | 10  | ns    |  |
| I/O V <sub>L</sub> _ Fall Time   | t <sub>FVL</sub>      |                                |     |     | 10  | ns    |  |
| Dranagation Dalay  | I/O <sub>VL-VCC</sub> | Driving I/O V <sub>L</sub> _   |     |     | 15  | ns    |  |
| Propagation Delay  | I/Ovcc-vl             | Driving I/O V <sub>CC</sub> _  |     |     | 10  |       |  |
| Channel-to-Channel Skew  | tskew                 | Each translator equally loaded |     |     | 5   | ns    |  |
| Maximum Data Rate  |                       |                                | 30  |     | _   | Mbps  |  |





## +1.2V to +5.5V, ±15kV ESD-Protected, 0.1μA, 35Mbps, 8-Channel Level Translators

### **Typical Operating Characteristics**


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 










 $v_{CC}$  supply current vs. Temperature (Driving I/O  $v_{CC},\,v_{CC}=3.3v,\,v_{L}=1.8v)$ 








 $V_{CC}$  Supply current vs. capacitive load on I/O  $V_{CC}$  (driving I/O  $V_L$ ,  $V_{CC}$  = 3.3V,  $V_L$  = 1.8V)



 $\label{eq:max3000e} \begin{aligned} &\text{RISE/FALL TIME vs. CAPACITIVE LOAD ON} \\ &\text{I/O V}_{CC} \text{ (DRIVING I/O V}_{L}, \text{V}_{CC} = 3.3V, \text{V}_{L} = 1.8V) \end{aligned}$ 






## +1.2V to +5.5V, ±15kV ESD-Protected, 0.1μA, 35Mbps, 8-Channel Level Translators


Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 


 $\label{eq:max3001E} \begin{array}{c} \text{Max3001E} \\ \text{Rise/fall time vs. Capacitive load on} \\ \text{I/O V}_{CC} \ (\text{Driving I/O V}_L, \ \text{V}_{CC} = 3.3V, \ \text{V}_L = 1.8V) \end{array}$ 




 $\label{eq:max3000E} \begin{array}{c} \text{Max3000E} \\ \text{Rise/fall time vs. Capacitive load on} \\ \text{I/O V}_L \text{ (Driving I/O V}_{CC}, \text{V}_{CC} = 3.3V, \text{V}_L = 1.8V) \end{array}$ 




 $\label{eq:max3002-max3012} \begin{aligned} &\text{Max3002-max3012} \\ &\text{Rise/Fall Time vs. Capacitive load on} \\ &\text{I/O VL (Driving I/O VCC, VCC = 3.3V, VL = 1.8V)} \end{aligned}$ 




 $\label{eq:max3002-max3012} \begin{aligned} &\text{Max3002-max3012} \\ &\text{Rise/fall time vs. Capacitive load on} \\ &\text{I/O V}_{CC} \left( \text{Driving I/O V}_{L}, \text{V}_{CC} = 3.3\text{V}, \text{V}_{L} = 1.8\text{V} \right) \end{aligned}$ 



 $\label{eq:max3001E} \begin{array}{c} \text{Max3001E} \\ \text{RISE/FALL TIME vs. CAPACITIVE LOAD ON} \\ \text{I/O VL (DRIVING I/O VCC, VCC = 3.3V, VL = 1.8V)} \end{array}$ 



 $\label{eq:max3000E} \mbox{PROPAGATION DELAY vs. CAPACITIVE LOAD ON } \mbox{I/O V}_{CC} \mbox{ (DRIVING I/O V}_{L}, \mbox{ V}_{CC} = 3.3V, \mbox{ V}_{L} = 1.8V)$ 




## +1.2V to +5.5V, ±15kV ESD-Protected, 0.1μA, 35Mbps, 8-Channel Level Translators


### Typical Operating Characteristics (continued)

 $(T_A = +25$ °C, unless otherwise noted.)

 $\begin{array}{c} \text{MAX3001E} \\ \text{PROPAGATION DELAY vs. CAPACITIVE LOAD ON} \\ \text{I/O V}_{CC} \left( \text{DRIVING I/O V}_{L}, \text{V}_{CC} = 3.3\text{V}, \text{V}_{L} = 1.8\text{V} \right) \end{array}$ 




MAX3002-MAX3012
PROPAGATION DELAY vs. CAPACITIVE LOAD ON I/O VCC (DRIVING I/O VL. VCC = 3.3V, VL = 1.8V)




MAX3000E


PROPAGATION DELAY vs. CAPACITIVE LOAD ON I/O VL (DRIVING I/O VCC, VCC = 3.3V, VL = 1.8V)




 $\begin{array}{c} MAX3001E \\ PROPAGATION DELAY vs. CAPACITIVE LOAD ON \\ I/O V_L (DRIVING I/O V_{CC}, V_{CC} = 3.3V, V_L = 1.8V) \end{array}$ 




 $\label{eq:max3002-max3012} MAX3002-MAX3012 $$PROPAGATION DELAY vs. CAPACITIVE LOAD ON $$I/O V_L (DRIVING I/O V_{CC}, V_{CC} = 3.3V, V_L = 1.8V) $$$ 




MAX3000E RAIL-TO-RAIL DRIVING
(DRIVING I/O VL, VCC = 3.3V, VL = 1.8V,



 $\begin{array}{l} \text{MAX3001E RAIL-TO-RAIL DRIVING} \\ \text{(DRIVING I/O} \ V_L, \ V_{CC} = 3.3V, \ V_L = 1.8V, \end{array}$ 





# +1.2V to +5.5V, $\pm15kV$ ESD-Protected, $0.1\mu A$ , 35Mbps, 8-Channel Level Translators

Pin Description

### MAX3000E/MAX3001E/MAX3002

| PIN   |      | NAME |                       | FUNCTION  |  |  |
|-------|------|------|-----------------------|---|--|--|
| TSSOP | UCSP | TQFN | NAME                  | FUNCTION  |  |  |
| 1     | B1   | 19   | I/O V <sub>L</sub> 1  | Input/Output 1, Referenced to V <sub>L</sub>  |  |  |
| 2     | A1   | 20   | VL                    | Logic Input Voltage, $+1.2V \le V_L \le V_{CC}$ . Bypass $V_L$ to GND with a $0.1\mu F$ capacitor.  |  |  |
| 3     | A2   | 1    | I/O VL2               | Input/Output 2, Referenced to V <sub>L</sub>  |  |  |
| 4     | B2   | 2    | I/O VL3               | Input/Output 3, Referenced to V <sub>L</sub>  |  |  |
| 5     | A3   | 3    | I/O VL4               | Input/Output 4, Referenced to V <sub>L</sub>  |  |  |
| 6     | В3   | 4    | I/O V <sub>L</sub> 5  | Input/Output 5, Referenced to V <sub>L</sub>  |  |  |
| 7     | A4   | 5    | I/O V <sub>L</sub> 6  | Input/Output 6, Referenced to V <sub>L</sub>  |  |  |
| 8     | B4   | 6    | I/O V <sub>L</sub> 7  | Input/Output 7, Referenced to V <sub>L</sub>  |  |  |
| 9     | A5   | 7    | I/O VL8               | Input/Output 8, Referenced to V <sub>L</sub>  |  |  |
| 10    | B5   | 8    | EN                    | Enable Input. If EN is pulled low, I/O $V_{CC}1$ to I/O $V_{CC}8$ are in three-state, while I/O $V_{L}1$ to I/O $V_{L}8$ have internal $6k\Omega$ pulldown resistors. Drive EN high $(V_{L})$ for normal operation. |  |  |
| 11    | C5   | 9    | GND                   | Ground  |  |  |
| 12    | D5   | 10   | I/O V <sub>CC</sub> 8 | Input/Output 8, Referenced to V <sub>CC</sub>   |  |  |
| 13    | C4   | 11   | I/O V <sub>CC</sub> 7 | Input/Output 7, Referenced to V <sub>CC</sub>   |  |  |
| 14    | D4   | 12   | I/O V <sub>CC</sub> 6 | Input/Output 6, Referenced to V <sub>CC</sub>   |  |  |
| 15    | C3   | 13   | I/O V <sub>CC</sub> 5 | Input/Output 5, Referenced to VCC   |  |  |
| 16    | D3   | 14   | I/O V <sub>CC</sub> 4 | Input/Output 4, Referenced to V <sub>CC</sub>   |  |  |
| 17    | C2   | 15   | I/O V <sub>CC</sub> 3 | Input/Output 3, Referenced to V <sub>CC</sub>   |  |  |
| 18    | D2   | 16   | I/O V <sub>CC</sub> 2 | Input/Output 2, Referenced to V <sub>CC</sub>   |  |  |
| 19    | D1   | 17   | V <sub>CC</sub>       | V <sub>CC</sub> Input Voltage, +1.65V ≤ V <sub>CC</sub> ≤ +5.5V. Bypass V <sub>CC</sub> to GND with a 0.1μF capacitor.  |  |  |
| 20    | C1   | 18   | I/O V <sub>CC</sub> 1 | Input/Output 1, Referenced to V <sub>CC</sub>   |  |  |
|       | _    | EP   | EP                    | Exposed Pad. Connect to GND.  |  |  |



# +1.2V to +5.5V, ±15kV ESD-Protected, 0.1µA, 35Mbps, 8-Channel Level Translators

Pin Description (continued)

### **MAX3003**

| PIN   |      |      |                        | FUNCTION   |  |  |  |
|-------|------|------|------------------------|--|--|--|--|
| TSSOP | UCSP | TQFN | NAME                   | FUNCTION   |  |  |  |
| 1     | B1   | 19   | I/O V <sub>L</sub> 1A  | Input/Output 1A, Referenced to V <sub>L</sub>  |  |  |  |
| 2     | A1   | 20   | VL                     | Logic Input Voltage, $+1.2V \le V_L \le V_{CC}$ . Bypass $V_L$ to GND with a $0.1\mu F$ capacitor.   |  |  |  |
| 3     | A2   | 1    | I/O V <sub>L</sub> 2A  | Input/Output 2A, Referenced to V <sub>L</sub>  |  |  |  |
| 4     | B2   | 2    | I/O VL3A               | Input/Output 3A, Referenced to VL  |  |  |  |
| 5     | АЗ   | 3    | I/O VL4A               | Input/Output 4A, Referenced to V <sub>L</sub>  |  |  |  |
| 6     | В3   | 4    | I/O V <sub>L</sub> 1B  | Input/Output 1B, Referenced to V <sub>L</sub>  |  |  |  |
| 7     | A4   | 5    | I/O V <sub>L</sub> 2B  | Input/Output 2B, Referenced to VL  |  |  |  |
| 8     | B4   | 6    | I/O VL3B               | Input/Output 3B, Referenced to V <sub>L</sub>  |  |  |  |
| 9     | A5   | 7    | I/O V <sub>L</sub> 4B  | Input/Output 4B, Referenced to V <sub>L</sub>  |  |  |  |
| 10    | B5   | 8    | EN A/B                 | Enable Input. If EN A/B is pulled low, channels 1B through 4B are active, and channels 1A through 4A are in three-state. If EN A/B is driven high to $V_L$ , channels 1A through 4A are active, and channels 1B through 4B are in three-state. |  |  |  |
| 11    | C5   | 9    | GND                    | Ground   |  |  |  |
| 12    | D5   | 10   | I/O V <sub>CC</sub> 4B | Input/Output 4B, Referenced to VCC   |  |  |  |
| 13    | C4   | 11   | I/O V <sub>CC</sub> 3B | Input/Output 3B, Referenced to V <sub>CC</sub>   |  |  |  |
| 14    | D4   | 12   | I/O V <sub>CC</sub> 2B | Input/Output 2B, Referenced to V <sub>CC</sub>   |  |  |  |
| 15    | C3   | 13   | I/O V <sub>CC</sub> 1B | Input/Output 1B, Referenced to V <sub>CC</sub>   |  |  |  |
| 16    | D3   | 14   | I/O V <sub>CC</sub> 4A | Input/Output 4A, Referenced to V <sub>CC</sub>   |  |  |  |
| 17    | C2   | 15   | I/O V <sub>CC</sub> 3A | Input/Output 3A, Referenced to V <sub>CC</sub>   |  |  |  |
| 18    | D2   | 16   | I/O V <sub>CC</sub> 2A | Input/Output 2A, Referenced to V <sub>CC</sub>   |  |  |  |
| 19    | D1   | 17   | Vcc                    | V <sub>CC</sub> Input Voltage, +1.65V ≤ V <sub>CC</sub> ≤ +5.5V. Bypass V <sub>CC</sub> to GND with a 0.1µF capacitor.   |  |  |  |
| 20    | C1   | 18   | I/O V <sub>CC</sub> 1A | Input/Output 1A, Referenced to VCC   |  |  |  |
| _     |      | EP   | EP                     | Exposed Pad. Connect to GND.   |  |  |  |



# +1.2V to +5.5V, $\pm15kV$ ESD-Protected, $0.1\mu A$ , 35Mbps, 8-Channel Level Translators

Pin Description (continued)

### MAX3004-MAX3012

| NAME                                  | FUNCTION (Note 1)   |
|---------------------------------------|---|
| Vcc                                   | V <sub>CC</sub> Input Voltage, +1.65V < V <sub>CC</sub> < +5.5V. Bypass V <sub>CC</sub> to GND with a 0.1µF capacitor.  |
| VL                                    | Logic Input Voltage, $+1.2V \le V_L \le V_{CC}$ . Bypass $V_L$ to GND with a $0.1\mu F$ capacitor.  |
| GND                                   | Ground  |
| EN<br>(MAX3004)                       | Enable Input. If EN is pulled low, OV <sub>CC</sub> 1–OV <sub>CC</sub> 8 are in three-state, while IV <sub>L</sub> 1–IV <sub>L</sub> 8 have $6k\Omega$ pulldown resistors. Drive EN high (V <sub>L</sub> ) for normal operation.  |
| EN<br>(MAX3005)                       | Enable Input. If EN is pulled low, IV <sub>CC</sub> 1 and OV <sub>CC</sub> 2–OV <sub>CC</sub> 8 are in three-state, while OV <sub>L</sub> 1 and IV <sub>L</sub> 2–IV <sub>L</sub> 8 have 6kΩ pulldown resistors. Drive EN high (V <sub>L</sub> ) for normal operation.  |
| EN<br>(MAX3006)                       | Enable Input. If EN is pulled low, IV <sub>CC</sub> 1, IV <sub>CC</sub> 2, and OV <sub>CC</sub> 3–OV <sub>CC</sub> 8 are in three-state, while OV <sub>L</sub> 1, OV <sub>L</sub> 2, and IV <sub>L</sub> 3–IV <sub>L</sub> 8 have $6k\Omega$ pulldown resistors. Drive EN high (V <sub>L</sub> ) for normal operation.  |
| EN<br>(MAX3007)                       | Enable Input. If EN is pulled low, IV <sub>CC</sub> 1, IV <sub>CC</sub> 2, IV <sub>CC</sub> 3, and OV <sub>CC</sub> 4–OV <sub>CC</sub> 8 are in three-state, while OV <sub>L</sub> 1, OV <sub>L</sub> 2, OV <sub>L</sub> 3, and IV <sub>L</sub> 4–IV <sub>L</sub> 8 have $6k\Omega$ pulldown resistors. Drive EN high (V <sub>L</sub> ) for normal operation. |
| EN<br>(MAX3008)                       | Enable Input. If EN is pulled low, IVCC1–IVCC4 and OVCC5–OVCC8 are in three-state, while OVL1–OVL4 and IVL5–IVL8 have $6k\Omega$ pulldown resistors. Drive EN high (VL) for normal operation.   |
| EN<br>(MAX3009)                       | Enable Input. If EN is pulled low, IV <sub>CC</sub> 1–IV <sub>CC</sub> 5, OV <sub>CC</sub> 6, OV <sub>CC</sub> 7, and OV <sub>CC</sub> 8 are in three-state, while OV <sub>L</sub> 1–OV <sub>L</sub> 5, IV <sub>L</sub> 6, IV <sub>L</sub> 7, and IV <sub>L</sub> 8 have $6k\Omega$ pulldown resistors. Drive EN high (V <sub>L</sub> ) for normal operation. |
| EN<br>(MAX3010)                       | Enable Input. If EN is pulled low, IV <sub>CC</sub> 1–IV <sub>CC</sub> 6, OV <sub>CC</sub> 7, and OV <sub>CC</sub> 8 are in three-state, while OV <sub>L</sub> 1–OV <sub>L</sub> 6, IV <sub>L</sub> 7, and IV <sub>L</sub> 8 have $6k\Omega$ pulldown resistors. Drive EN high (V <sub>L</sub> ) for normal operation.  |
| EN<br>(MAX3011)                       | Enable Input. If EN is pulled low, IV <sub>CC</sub> 1–IV <sub>CC</sub> 7 and OV <sub>CC</sub> 8 are in three-state, while OV <sub>L</sub> 1–OV <sub>L</sub> 7 and IV <sub>L</sub> 8 have $6k\Omega$ pulldown resistors. Drive EN high (V <sub>L</sub> ) for normal operation.   |
| EN<br>(MAX3012)                       | Enable Input. If EN is pulled low, IVCC1-IVCC8 are in three-state, while OVL1-OVL8 have $6k\Omega$ pulldown resistors. Drive EN high (VL) for normal operation.   |
| IVL1-IVL8                             | Inputs Referenced to V <sub>L</sub> , Numbers 1 to 8  |
| OV <sub>L</sub> 1–OV <sub>L</sub> 8   | Outputs Referenced to V <sub>L</sub> , Numbers 1 to 8   |
| IVCC1-IVCC8                           | Inputs Referenced to V <sub>CC</sub> , Numbers 1 to 8   |
| OV <sub>CC</sub> 1-OV <sub>CC</sub> 8 | Outputs Referenced to V <sub>CC</sub> , Numbers 1 to 8  |

Note 1: For specific pin numbers, see the Pin Configurations.



# +1.2V to +5.5V, ±15kV ESD-Protected, 0.1μA, 35Mbps, 8-Channel Level Translators

### **Test Circuits/Timing Diagrams**




Figure 1a. Driving I/O VL




Figure 2a. Driving I/O VCC




Figure 1b. Timing for Driving I/O VL




Figure 2b. Timing for Driving I/O VCC



## +1.2V to +5.5V, $\pm15kV$ ESD-Protected, $0.1\mu A$ , 35Mbps, 8-Channel Level Translators

### Test Circuits/Timing Diagrams (continued)




Figure 3. Propagation Delay from I/O V<sub>L</sub> to I/O V<sub>CC</sub> After EN




Figure 4. Pragation Delay from I/O V<sub>CC</sub> to I/O V<sub>L</sub> After EN

## +1.2V to +5.5V, ±15kV ESD-Protected, 0.1μA, 35Mbps, 8-Channel Level Translators

### **Detailed Description**

The MAX3000E/MAX3001E/MAX3002-MAX3012 logiclevel translators provide the level shifting necessary to allow data transfer in a multivoltage system. Externally applied voltages, VCC and VL, set the logic levels on either side of the device. Logic signals present on the V<sub>1</sub> side of the device appear as a higher voltage logic signal on the Vcc side of the device, and vice-versa. The MAX3000E/MAX3001E/MAX3002/MAX3003 are bidirectional level translators allowing data translation in either direction (V<sub>L</sub> ↔ V<sub>CC</sub>) on any single data line. These devices use an architecture specifically designed to be bidirectional without the use of a direction pin. The MAX3004-MAX3012 unidirectional level translators level shift data in one direction (VL -> VCC or  $V_{CC} \rightarrow V_{L}$ ) on any single data line. The MAX3000E/MAX3001E/ MAX3002-MAX3012 accept VL from +1.2V to +5.5V. All devices have VCC ranging from +1.65V to +5.5V, making them ideal for data transfer between low-voltage ASICs/PLDs and higher voltage systems.

The MAX3000E/MAX3001E/MAX3002/MAX3004—MAX3012 feature an output enable mode that reduces VCC supply current to less than  $2\mu A$ , and VL supply current to less than  $2\mu A$  when in shutdown. The MAX3000E/MAX3001E have  $\pm 15 kV$  ESD protection on the VCC side for greater protection in applications that route signals externally. The MAX3000E operates at a guaranteed data rate of 230kbps; the MAX3001E operates at a guaranteed data rate of 4Mbps and the MAX3002–MAX3012 are guaranteed with a data rate of 20Mbps of operation over the entire specified operating voltage range.

### **Level Translation**

For proper operation, ensure that  $+1.65V \le V_{CC} \le +5.5V$ ,  $+1.2V \le V_L \le +5.5V$ , and  $V_L \le V_{CC}$ . During power-up sequencing,  $V_L \ge V_{CC}$  does not damage the device. During power-supply sequencing, when  $V_{CC}$  is floating and  $V_L$  is powering up, up to 10mA current can be sourced to each load on the  $V_L$  side, yet the device does not latch up.

The maximum data rate also depends heavily on the load capacitance (see the *Typical Operating Characteristics*), output impedance of the driver, and the operational voltage range (see the *Timing Characteristics* table).

#### **Input Driver Requirements**

The MAX3001E/MAX3002–MAX3012 architecture is based on a one-shot accelerator output stage. See Figure 5. Figure 5.

state except when there is a transition on any of the translators on the input side, either I/O  $V_L$  or I/O  $V_{CC}$ .

When there is such a transition, the accelerator stages become active, charging (discharging) the capacitances at the I/Os. Due to its bidirectional nature, both stages become active during the one-shot pulse. This can lead to some current feeding into the external source that is driving the translator. However, this behavior helps to speed up the transition on the driven side.

For proper full-speed operation, the output current of a device that drives the inputs of the MAX3000E/MAX3001E/MAX3002–MAX3012 should meet the following requirements:

- MAX3000E (230kbps):
   i > 1mA, R<sub>drv</sub> < 1kΩ</li>
- MAX3001E (4Mbps):
   i > 10<sup>7</sup> x V x (C + 10pF)
- MAX3002–MAX3012 (20Mbps):
   i > 10<sup>8</sup> x V x (C + 10pF)

where i is the driver output current, V is the logic-supply voltage (i.e.,  $V_L$  or  $V_{CC}$ ) and C is the parasitic capacitance of the signal line.

### Enable Output Mode (EN, EN A/B)

The MAX300E/MAX3001E/MAX3002 and the MAX3004–MAX3012 feature an EN input, and the MAX3003 has an EN A/B input. Pull EN low to set the MAX3000E/MAX3001E/MAX3002/MAX3004–MAX3012s' I/O VCC1 through I/O VCC8 in three-state output mode, while I/O VL1 through I/O VL8 have internal  $6k\Omega$  pulldown resistors. Drive EN to logic-high (VL) for normal operation. The MAX3003 is intended for bus multiplexing or bus switching applications. Drive EN A/B low to place channels 1B through 4B in active mode, while channels 1A through 4A are in three-state mode. Drive EN A/B to logic-high (VL) to enable channels 1A through 4A, while channels 1B through 4B remain in three-state mode.

#### ±15kV ESD Protection

As with all Maxim devices, ESD-protection structures are incorporated on all pins to protect against electrostatic discharges encountered during handling and assembly. The I/O V<sub>CC</sub> lines have extra protection against static discharge. Maxim's engineers have developed state-of-the-art structures to protect these pins against ESD of ±15kV without damage. The ESD structures withstand high ESD in all states: normal operation, three-state output mode, and powered down. After an ESD event, Maxim's E versions keep working without latchup, whereas competing products can latch and must be powered down to remove latchup.

## +1.2V to +5.5V, ±15kV ESD-Protected, 0.1μA, 35Mbps, 8-Channel Level Translators




Figure 5. MAX3001E/MAX3002–MAX3012 Simplified Functional Diagram (1 I/O Line)

ESD protection can be tested in various ways. The I/O  $V_{CC}$  lines of the MAX3000E/MAX3001E are characterized for protection to  $\pm 15 \, \text{kV}$  using the Human Body Model.

#### **ESD Test Conditions**

ESD performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test setup, test methodology, and test results.

#### **Human Body Model**

Figure 7a shows the Human Body Model and Figure 7b shows the current waveform it generates when discharged into a low impedance. This model consists of a 100pF capacitor charged to the ESD voltage of interest, which is then discharged into the test device through a  $1.5 \mathrm{k}\Omega$  resistor.

#### **Machine Model**

The Machine Model for ESD tests all pins using a 200pF storage capacitor and zero discharge resistance. Its objective is to emulate the stress caused by contact that occurs with handling and assembly during manufacturing. Of course, all pins require this protection during manufacturing, not just inputs and outputs. Therefore, after PCB assembly, the Machine Model is less relevation to the stress of the st




Figure 6. Typical I<sub>IN</sub> vs. V<sub>IN</sub>

## +1.2V to +5.5V, ±15kV ESD-Protected, 0.1μA, 35Mbps, 8-Channel Level Translators

### **Applications Information**

#### **Power-Supply Decoupling**

To reduce ripple and the chance of transmitting incorrect data, bypass V<sub>L</sub> and V<sub>CC</sub> to ground with a 0.1µF capacitor. To ensure full  $\pm 15$ kV ESD protection, bypass V<sub>CC</sub> to ground with a 1µF capacitor. Place all capacitors as close to the power-supply inputs as possible.

### I<sup>2</sup>C Level Translation

For I<sup>2</sup>C level translation for I<sup>2</sup>C applications, please refer to the MAX3372E–MAX3379E/MAX3390E–MAX3393E datasheet.

#### Unidirectional vs. Bidirectional Level Translator

The MAX3000E/MAX3001E/MAX3002/MAX3003 bidirectional translators can operate as a unidirectional device to translate signals without inversion. The MAX3004–MAX3012 unidirectional level translators, level-shift data in one direction ( $V_L \rightarrow V_{CC}$  or  $V_{CC} \rightarrow V_L$ ) on any single data line (see the *Ordering Information*.) These devices provide the smallest solution (UCSP package) for unidirectional level translation without inversion.



## +1.2V to +5.5V, $\pm15kV$ ESD-Protected, $0.1\mu A$ , 35Mbps, 8-Channel Level Translators




Figure 7a. Human Body ESD Test Model




Figure 7b. Human Body Current Waveform

#### **Selector Guide**

| PART     | EN        | EN A/B | Tx/Rx* | DATA RATE | ESD PROTECTION (kV) |
|----------|-----------|--------|--------|-----------|---------------------|
| MAX3000E | √         | _      | 8/8    | 230kbps   | ±15                 |
| MAX3001E | √         | _      | 8/8    | 4Mbps     | ±15                 |
| MAX3002  | $\sqrt{}$ | _      | 8/8    | **        | ±2                  |
| MAX3003  | _         | V      | 8/8    | **        | ±2                  |
| MAX3004  | $\sqrt{}$ | _      | 8/0    | **        | ±2                  |
| MAX3005  | $\sqrt{}$ | _      | 7/1    | **        | ±2                  |
| MAX3006  | $\sqrt{}$ | _      | 6/2    | **        | ±2                  |
| MAX3007  | √         | _      | 5/3    | **        | ±2                  |
| MAX3008  | $\sqrt{}$ | _      | 4/4    | **        | ±2                  |
| MAX3009  | $\sqrt{}$ | _      | 3/5    | **        | ±2                  |
| MAX3010  | <b>√</b>  | _      | 2/6    | **        | ±2                  |
| MAX3011  | √         | _      | 1/7    | **        | ±2                  |
| MAX3012  | $\sqrt{}$ | _      | 0/8    | **        | ±2                  |

 $<sup>^*</sup>Tx = V_L \rightarrow V_{CC}; Rx = V_{CC} \rightarrow V_L$ 


**Table 1. Data Rate** 

| V <sub>L</sub> ↔ V <sub>CC</sub> (V) | MAX3002-MAX3012<br>GUARANTEED DATA RATE<br>(Mbps) |
|--------------------------------------|---|
| 1.2 ↔ 5.5                            | 40  |
| 1.2 ↔ 3.3                            | 20  |
| 2.5 ↔ 3.3                            | 35  |
| 1.8 ↔ 2.5                            | 30  |
| 1.2                                  | 20  |
| 1.2 <del>(V</del> 1.8                | 20  |

<sup>\*\*</sup>See Table 1.


# +1.2V to +5.5V, ±15kV ESD-Protected, 0.1µA, 35Mbps, 8-Channel Level Translators

### MAX3000E/MAX3001E/MAX3002 Functional Diagram




# $\pm 1.2V$ to $\pm 5.5V$ , $\pm 15kV$ ESD-Protected, $0.1\mu A$ , 35Mbps, 8-Channel Level Translators


### MAX3003 Functional Diagram



## +1.2V to +5.5V, ±15kV ESD-Protected, 0.1μA, 35Mbps, 8-Channel Level Translators


**Pin Configurations** 





## +1.2V to +5.5V, ±15kV ESD-Protected, 0.1μA, 35Mbps, 8-Channel Level Translators


**Pin Configurations (continued)** 





## +1.2V to +5.5V, ±15kV ESD-Protected, 0.1μA, 35Mbps, 8-Channel Level Translators

### **Pin Configurations (continued)**



### **Ordering Information (continued)**

| PART           | TEMP RANGE      | PIN-PACKAGE |  |
|----------------|-----------------|-------------|--|
| MAX3001EEUP    | -40°C to +85°C  | 20 TSSOP    |  |
| MAX3001EEBP-T* | -40°C to +85°C  | 4 x 5 UCSP  |  |
| MAX3001EETP    | -40°C to +85°C  | 20 TQFN     |  |
| MAX3001EAUP    | -40°C to +125°C | 20 TSSOP    |  |
| MAX3002EUP     | -40°C to +85°C  | 20 TSSOP    |  |
| MAX3002EBP-T*  | -40°C to +85°C  | 4 x 5 UCSP  |  |
| MAX3002ETP     | -40°C to +85°C  | 20 TQFN     |  |
| MAX3003EUP     | -40°C to +85°C  | 20 TSSOP    |  |
| MAX3003EBP-T*  | -40°C to +85°C  | 4 x 5 UCSP  |  |
| MAX3003ETP     | -40°C to +85°C  | 20 TQFN     |  |
| MAX3004EUP     | -40°C to +85°C  | 20 TSSOP    |  |
| MAX3004EBP-T*  | -40°C to +85°C  | 4 x 5 UCSP  |  |
| MAX3005EUP     | -40°C to +85°C  | 20 TSSOP    |  |
| MAX3005EBP-T*  | -40°C to +85°C  | 4 x 5 UCSP  |  |
| MAX3006EUP     | -40°C to +85°C  | 20 TSSOP    |  |
| MAX3006EBP-T*  | -40°C to +85°C  | 4 x 5 UCSP  |  |

| PART          | TEMP RANGE     | PIN-PACKAGE |  |
|---------------|----------------|-------------|--|
| MAX3007EUP    | -40°C to +85°C | 20 TSSOP    |  |
| MAX3007EBP-T* | -40°C to +85°C | 4 x 5 UCSP  |  |
| MAX3008EUP    | -40°C to +85°C | 20 TSSOP    |  |
| MAX3008EBP-T* | -40°C to +85°C | 4 x 5 UCSP  |  |
| MAX3009EUP    | -40°C to +85°C | 20 TSSOP    |  |
| MAX3009EBP-T* | -40°C to +85°C | 4 x 5 UCSP  |  |
| MAX3010EUP    | -40°C to +85°C | 20 TSSOP    |  |
| MAX3010EBP-T* | -40°C to +85°C | 4 x 5 UCSP  |  |
| MAX3011EUP    | -40°C to +85°C | 20 TSSOP    |  |
| MAX3011EBP-T* | -40°C to +85°C | 4 x 5 UCSP  |  |
| MAX3012EUP    | -40°C to +85°C | 20 TSSOP    |  |
| MAX3012EBP-T* | -40°C to +85°C | 4 x 5 UCSP  |  |
|               | .,,            | ·           |  |

<sup>\*</sup>Future product—contact factory for availability.

Chip Information



PROCESS: BICMOS



<sup>-</sup>T = Tape-and-reel package.

# +1.2V to +5.5V, ±15kV ESD-Protected, 0.1µA, 35Mbps, 8-Channel Level Translators

### **Package Information**

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

| PACKAGE TYPE | PACKAGE CODE | DOCUMENT NO.   |  |
|--------------|--------------|----------------|--|
| 20 TSSOP     | U20-3        | <u>21-0066</u> |  |
| 20 TQFN      | T2055-4      | <u>21-0140</u> |  |
| 4 x 5 UCSP   | B20-1        | 21-0095        |  |



## +1.2V to +5.5V, ±15kV ESD-Protected, 0.1μA, 35Mbps, 8-Channel Level Translators

### Revision History

| REVISION<br>NUMBER | REVISION<br>DATE | DESCRIPTION                                 | PAGES<br>CHANGED                      |
|--------------------|------------------|---|---------------------------------------|
| 4                  | 12/06            | Added TQFN packages                         | 1, 2, 3, 10, 11, 15,<br>16, 21, 23–26 |
| 5                  | 8/08             | Changed pin description and package drawing | 1, 10, 11, 23                         |



Maxim cannot need the circuitry of the responsibility for use of any circuitry of the responsibility of the respectation of the responsibility of the responsibility of the res