

General Description

The MAX5072 is a dual-output DC-DC converter with integrated high-side n-channel power MOSFETs. Each output can be configured either as a buck converter or a boost converter. The MAX5072 is designed to manage the power requirements of xDSL modems. The wide 5.5V to 23V input voltage range allows for the use of inexpensive AC adapters to power the device in xDSL modem applications. Each output is programmable down to 0.8V in the buck mode and up to 28V in the boost mode with an output voltage accuracy of ±1%. In the buck mode, converter 1 and converter 2 can deliver 2A and 1A, respectively. The output switching frequency of each converter can be programmed from 200kHz to 2.2MHz to avoid harmonics in the xDSL frequency band of operation. Each output operates 180° out-of-phase, thus reducing input-capacitor ripple current, size, and cost. A SYNC input facilitates external frequency synchronization. Moreover, a CLKOUT output provides out-of-phase clock signal with respect to converter 2, allowing four-phase operation using two MAX5072 ICs in master-slave configuration.

The MAX5072 includes an internal digital soft-start that reduces inrush current, eliminates output-voltage overshoot, and ensures monotonic rise in output voltage during power-up. The device includes a power-good output and power-on reset as well as manual reset. In addition, each converter output can be shut down individually. The MAX5072 features a "dying gasp" output, which goes low when the input voltage drops below a preprogrammed voltage. Protection features include output short-circuit protection for buck mode and maximum duty-cycle limit for boost operation, as well as thermal shutdown.

The MAX5072 is available in a thermally enhanced 32-pin thin QFN package that can dissipate 2.7W at +70°C ambient temperature. The device is rated for operation over the -40°C to +85°C extended, or -40°C to +125°C automotive temperature range.

Applications

xDSL Modems xDSL Routers Point-of-Load DC-DC Converters

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	PKG CODE
MAX5072ETJ	-40°C to +85°C	32 Thin QFN-EP* (5mm x 5mm)	T3255-4

*EP = Exposed pad.


Ordering Information continued at end of data sheet.

M/X/M

_ Features

- 4.5V to 5.5V or 5.5V to 23V Input Supply Voltage Range
- 0.8V (Buck) to 28V (Boost) Output Voltage
- Two Independent Output DC-DC Converters with Internal Power MOSFETs
- Each Output can be Configured in Buck or Boost Mode
- IOUT1 and IOUT2 of 2A and 1A (Respectively) in Buck Mode
- ♦ 180° Out-of-Phase Operation
- Clock Output for Four-Phase Operation
- Switching Frequency Programmable from 200kHz to 2.2MHz
- Digital Soft-Start and Independent Converter Shutdown
- SYNC Input, Power-On Reset, Manual Reset, And Power-Fail Output
- Short-Circuit Protection (Buck)/Maximum Duty-Cycle Limit (Boost)
- Thermal Shutdown
- Thermally Enhanced 32-Pin Thin QFN Package Dissipates up to 2.7W at +70°C

Pin Configuration



Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

V+ to PGND0.3V to +25V
SGND to PGND0.3V to +0.3V
VL to SGND0.3V to the lower of +6V or (V+ + 0.3V)
BST1/VDD1, BST2/VDD2, DRAIN_, PFO, RST, PGOOD1 to
SGND0.3V to +30V
BST1/VDD1 to SOURCE1,
BST2/VDD2 to SOURCE20.3V to +6V
SOURCE_ to SGND0.6V to +25V
EN_ to SGND0.3V to (VL + 0.3V)
CLKOUT, BYPASS, OSC, FSEL1, COMP1,
COMP2, PFI, MR, SYNC, FB_ to SGND0.3V to (VL + 0.3V)
SOURCE1, DRAIN1 Peak Current5A for 1ms

SOURCE2, DRAIN2 Peak Current	BA for 1ms
VL, BYPASS to SGND Short CircuitC	Continuous
Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
32-Pin Thin QFN (derate 21.3mW/°C above +70°C)	.2758mW*
Deckage lupation to Case Thermal Decistence (01-)	000000

Package Junction-to-Case Thermal Resistance (θJ_C)......2°C/W Operating Temperature Ranges: MAX5072FTJ (ΤΜΙΝ to ΤΜΑΧ) -40°C to +85°C

40°C to +125°C
+150°C
65°C to +150°C
+300°C

*As per JEDEC51 standard.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V+ = VL = 5.2V \text{ or } V+ = 5.5V \text{ to } 23V, \text{ EN}_{} = VL, \text{ SYNC} = \text{GND}, \text{I}_{VL} = 0, \text{ PGND} = \text{SGND}, \text{C}_{\text{BYPASS}} = 0.22\mu\text{F}, \text{C}_{VL} = 4.7\mu\text{F}$ (ceramic), ROSC = 10k Ω (circuit of Figure 1), TA = TJ = T_{MIN} to TMAX, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIO	NS	MIN	TYP	MAX	UNITS	
SYSTEM SPECIFICATIONS								
han the second		(Note 2)		5.5		23		
Input Voltage Range	V+	VL = V+		4.5		5.5	V	
Operating Supply Current	IQ	VL unloaded, no switching V _{FB} = 1V, V+ = 12V, R _{OS}			2.2	1.2	mA	
		EN_ = 0, $\overline{\text{MR}}$, PFO, and PC V+ = 12V, R _{OSC} = 60k Ω (_ 0.		0.6	1.4		
V+ Standby Supply Current	ISTBY	$EN_ = 0$, \overline{MR} , PFO, and PC V+ = 12V, $R_{OSC} = 60k\Omega$ (•		0.6	1.4	mA	
		VOUT1 = 3.3V at 1.5A,	V + = VL = 5V		82			
Efficiency	η	$V_{OUT2} = 2.5V \text{ at } 0.75A$	V+ = 12V		80		%	
		$(f_{SW} = 1.25MHz)$	V+ = 16V		78			
STARTUP/VL REGULATOR								
VL Undervoltage Lockout Trip Level	UVLO	VL falling		3.95	4.1	4.25	V	
VL Undervoltage Lockout Hysteresis					175		mV	
VL Output Voltage	VL	V+ = 5.5V to 23V, ISOURCE	= = 0 to 40mA	4.9	5.2	5.5	V	
BYPASS OUTPUT								
RVDASS Voltage		$I_{BYPASS} = 0, R_{OSC} = 60 k\Omega$	2 (MAX5072ETJ)	1.98	2.00	2.02	V	
YPASS Voltage	VBYPASS	$I_{BYPASS} = 0, R_{OSC} = 60 k\Omega$	2 (MAX5072ATJ)	1.975	2.00	2.025	v	
BYPASS Load Regulation	$\Delta V_{\sf BYPASS}$	$0 \le I_{BYPASS} \le 50 \mu A$, $R_{OSC} = 60 k \Omega$		0	2	10	mV	
SOFT-START								
Digital Ramp Period		Internal 6-bit DAC			2048		fOSC clock cycles	
Soft-Start Steps					64		steps	

ELECTRICAL CHARACTERISTICS (continued)

 $(V + = VL = 5.2V \text{ or } V + = 5.5V \text{ to } 23V, \text{ EN}_{} = VL, \text{ SYNC} = \text{GND}, \text{I}_{VL} = 0, \text{ PGND} = \text{SGND}, \text{C}_{\text{BYPASS}} = 0.22\mu\text{F}, \text{C}_{VL} = 4.7\mu\text{F}$ (ceramic), ROSC = 10k Ω (circuit of Figure 1), TA = TJ = T_{MIN} to TMAX, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
VOLTAGE-ERROR AMPLIFIER	1		1			
FB_ Input Bias Current	IFB				250	nA
		$0^{\circ}C \le T_A \le +70^{\circ}C$	0.792	0.8	0.808	
FB_ Input Voltage Set Point		$-40^{\circ}C \le T_A \le +85^{\circ}C$	0.788	0.8	0.812	V
		-40°C ≤ T _J ≤+125°C (MAX5072ATJ only)	0.788	0.8	0.812	
		0°C to +85°C	1.25	2.00	2.70	
FB_ to COMP_ Transconductance	ЯМ	-40°C to +85°C	1.2	2.0	2.9	mS
Transconductance		-40°C to +125°C (MAX5072ATJ only)	1.2	2.0	2.9	
INTERNAL MOSFETS						
		I _{SWITCH} = 100mA, V _{BST1/VDD1} to V _{SOURCE1} = 5.2V (MAX5072ETJ)		195	290	
On-Resistance Converter 1		$I_{SWITCH} = 100$ mA, VBST1/VDD1 to VSOURCE1 = 5.2V (MAX5072ATJ)		195	330	
On-nesistance Converter 1	R _{ON1}	$I_{SWITCH} = 100$ mA, V _{BST1/VDD1} to V _{SOURCE1} = 4.5V (MAX5072ETJ)		200	315	mΩ
		$I_{SWITCH} = 100mA,$ $V_{BST1/VDD1}$ to $V_{SOURCE1} = 4.5V$ (MAX5072ATJ)		200	350	
On Desistence Converter 2	Davis	I _{SWITCH} = 100mA, V _{BST2/VDD2} to V _{SOURCE2} = 5.2V		330	630	
On-Resistance Converter 2	R _{ON2}	$I_{SWITCH} = 100 \text{mA},$ VBST2/VDD2 to VSOURCE2 = 4.5V		350	690	mΩ
Minimum Converter 1 Output Current	IOUT1	V _{OUT1} = 3.3V, V+ = 12V (Note 3)		2		A
Minimum Converter 2 Output Current	IOUT2	V _{OUT2} = 2.5V, V+ = 12V (Note 3)		1		A
Converter 1 MOSFET Leakage Current	ILK1	EN1 = 0V, V _{DS} = 23V			10	μA
Converter 2 MOSFET Leakage Current	I _{LK2}	EN2 = 0V, V _{DS} = 23V			10	μA
INTERNAL SWITCH CURRENT I	IMIT	·	·			•
		V+ = 12V (MAX5072ETJ)	2.3	3	4.3	
Current-Limit Converter 1	ICL1	V+ = 12V (MAX5072ATJ)	2.3	3	4.6	A
Ourrent Limit Operation 0	Le	MAX5072ETJ	1.38	1.8	2.10	_
Current-Limit Converter 2	onverter 2 ICL2 MAX5072ATJ	1.38	1.8	2.10	A	

ELECTRI (V+ = VL = 5. ROSC = 10kΩ PA INTERNAL C Maximum Du Switching Free

ELECTRICAL CHARACTERISTICS (continued) (V+ = VL = 5.2V or V+ = 5.5V to 23V, EN_ = VL, SYNC = GND, I_{VL} = 0, PGND = SGND, C_{BYPASS} = 0.22µF, C_{VL} = 4.7µF (ceramic), Rosc = 10k Ω (circuit of Figure 1), TA = TJ = TMIN to TMAX, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
INTERNAL OSCILLATOR/SYNC						
	5	SYNC = SGND, f _{SW} = 1.25MHz	84	86	95	
Maximum Duty Cycle	DMAX	SYNC = SGND, f _{SW} = 2.2MHz	84	86	95	%
Switching Frequency Range	fsw	Each converter	200		2200	kHz
Switching Frequency	fSET	$R_{OSC} = 10k\Omega$, each converter	1125	1250	1375	kHz
Switching Frequency Accuracy		5.6k $\Omega \leq R_{OSC} \leq 56k\Omega$, 1%, each converter	-15		+15	%
SYNC Frequency Range	fsync	SYNC input frequency is twice the individual converter frequency	400		4400	kHz
SYNC High Threshold	VSYNCH		2.4			V
SYNC Low Threshold	VSYNCL				0.8	V
SYNC Input MIN Pulse Width	t _{SYNCIN}			100		ns
Clock Output Phase Delay	CLKOUT PHASE	ROSC = $60k\Omega$, 1%, with respect to converter 2/SOURCE2 waveform		45		degrees
SYNC to SOURCE 1 Phase Delay	SYNCPHASE	$ROSC = 60k\Omega$, 1%		45		degrees
Clock Output High Level	VCLKOUTH	VL = 5.2V, sourcing 5mA	4			V
Clock Output Low Level	VCLKOUTL	VL = 5.2V, sinking 5mA			0.4	V
FSEL1						
FSEL1 Input High Threshold	VIH	V + = VL = +5.2V	2.4			V
FSEL1 Input Low Threshold	VIL	V + = VL = +5.2V			0.8	V
EN_ INPUTS	•					
EN_ Input High Threshold	VIH	V + = VL = +5.2V	2.4	1.8		V
EN_ Input Low Threshold	VIL	V + = VL = +5.2V		1.2	0.8	V
EN_ Bias Current	IB(EN)				250	nA
MANUAL RESET (MR) AND POW	ER-ON-RESE	T (RST)				
MR Minimum Pulse Width	tMR				10	μs
MR Glitch Immunity		Maximum glitch pulse width allowed for RST to remain high		100		ns
MR to RST Propagation Delay	t _{MD}			1		μs
MR Input High Threshold	VIH	V + = VL = +5.2V	2.4			V
MR Input Low Threshold	VIL	V + = VL = +5.2V			0.8	V
MR Internal Pullup Resistor	R _{MR}			44		kΩ
Power-On-Reset Threshold	V _{TH}	$\overline{\text{RST}}$ goes high 180ms after V _{OUT1} and V _{OUT2} cross this threshold	90	92.5	95	% Vout
FB_ to RST Propagation Delay	t _{FD}	FB overdrive from 0.8V to 0.6V		1.1		μs
RST Active Timeout Period	t _{RP}		140	200	360	ms
RST Output Voltage	V _{RST} _	I _{SINK} = 3mA (MAX5072ETJ)			0.4	- v
	VH01_	I _{SINK} = 3mA (MAX5072ATJ)			0.52	v
RST Output Leakage Current	IRSTLK	$V+ = VL = 5.2V, V_{RST} = 23V, V_{FB_{-}} = 0.8V$			1	μΑ



ELECTRICAL CHARACTERISTICS (continued)

 $(V + = VL = 5.2V \text{ or } V + = 5.5V \text{ to } 23V, \text{ EN}_{=} VL, \text{ SYNC} = \text{GND}, \text{I}_{VL} = 0, \text{ PGND} = \text{SGND}, \text{ C}_{\text{BYPASS}} = 0.22\mu\text{F}, \text{C}_{VL} = 4.7\mu\text{F}$ (ceramic), ROSC = 10k Ω (circuit of Figure 1), TA = TJ = T_{MIN} to T_{MAX}, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
POWER-GOOD OUTPUT (PGOOI	D1)					
PGOOD1 Threshold	PGOOD1VTH	PGOOD1 goes high after V _{OUT} crosses PGOOD1 threshold	90	92.5	95	% Vout
		I _{SINK} = 3mA (MAX5072ETJ)			0.4	V
PGOOD1 Output Voltage	VPGOOD1	I _{SINK} = 3mA (MAX5072ATJ)			0.52	V
PGOOD1 Output Leakage Current	ILKPGOOD1	$V + = VL = 5.2V, V_{PGOOD1} = 23V, V_{FB1} = 1V$			1	μA
DYING GASP POWER-FAIL INPU	T (PFI), POW	ER-FAIL OUTPUT (PFO)				
PFI Trip Level	VTH	PFI falling	0.76	0.78	0.80	V
PFI Hysteresis	VTHH			20		mV
PFI Input Bias Current	IB(PFI)	V _{PFI} = 0.75V			500	nA
PFI Glitch Immunity		100mV overdrive		35		μs
PFI to PFO Propagation Delay	t PFD	50mV overdrive		35		μs
PFO Output Low Voltage		I _{SINK} = 3mA (MAX5072ETJ)			0.4	v
FFO Output Low Voltage	V _{PFO}	I _{SINK} = 3mA (MAX5072ATJ)			0.52	v
PFO Output Leakage Current	ILKPFO	$V + = VL = 5.2V, V_{PFO} = 5.5V, V_{PFI} = 1V$			1	μA
THERMAL MANAGEMENT						
Thermal Shutdown	T _{SHDN}	Junction temperature		+150		°C
Thermal Hysteresis	T _{HYST}	Junction temperature		30		°C

Note 1: Specifications at -40°C are guaranteed by design and not production tested.

Note 2: Operating supply range (V+) is guaranteed by VL line regulation test. Connect V+ to VL for 5V operation.

Note 3: Output current may be limited by the power dissipation of the package, see the *Power Dissipation* section in the *Applications Information*.

(V+ = VL = 5.2V, T_A = +25°C, unless otherwise noted.)

OUTPUT1 EFFICIENCY (BUCK CONVERTER) OUTPUT2 EFFICIENCY (BUCK CONVERTER) OUTPUT2 EFFICIENCY (BOOST CONVERTER) vs. LOAD CURRENT vs. LOAD CURRENT vs. LOAD CURRENT 100 100 100 $V_{IN} = 5V$ $V_{IN} = 5.0V$ 90 90 90 $V_{IN} = 5V$ 80 80 80 70 70 70 EFFICIENCY (%) EFFICIENCY (%) EFFICIENCY (%) VIN = 3.3V 60 60 60 V_{IN} = 12.0V 50 50 50 V_{IN} = 12.0V $V_{IN} = 16.0V$ 40 V_{IN} = 16.0V 40 40 30 30 30 20 20 20 $V_{OUT} = 3.3V$ $V_{OUT} = 2.5V$ $V_{OUT} = 12V$ 10 10 10 f_{SW} = 2.2MHz f_{SW} = 2.2MHz fsw = 2.2MHz 0 0 0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 0.08 0.14 0.02 0.20 LOAD (A) LOAD (A) LOAD (A) **OUTPUT2 VOLTAGE (BUCK CONVERTER) VL OUTPUT VOLTAGE vs. CONVERTER OUTPUT1 VOLTAGE (BUCK CONVERTER)** vs. LOAD CURRENT SWITCHING FREQUENCY vs. LOAD CURRENT 5.50 2.60 3.40 BOTH CONVERTERS SWITCHING 5.45 5.40 3.35 3.30 3.30 3.21 OUTPUT2 VOLTAGE (V) 5.22 5.20 5.35 5.30 VL (V) $V_{IN} = 23V$ 5.25 5.20 5.15 3.25 5.10 $V_{IN} = 5.5V$ 5.05 2.45 5.00 3.20 0 05 1.0 1.5 20 0 0.25 0.50 0.75 1.00 0.1 0.6 1.1 1.6 2.1 2.6 LOAD (A) SWITCHING FREQUENCY (fSW)(MHz) LOAD (A) **VL DROPOUT VOLTAGE vs. EACH CONVERTER EACH CONVERTER SWITCHING EACH CONVERTER SWITCHING SWITCHING FREQUENCY FREQUENCY vs. Rosc** FREQUENCY vs. TEMPERATURE 0.35 10 10.00 $V_{IN} = 5.5V$ 0.30 SWITCHING FREQUENCY (f_{SW}) (MHz) SWITCHING FREQUENCY (f_{SW}) (MHz) 2.2MHz 1.25MHz $V_{IN} = 5V$ 1.00 0.6MHz 0.3MHz $V_{IN} = 4.5V$ 0.05 0 0.1 0.10 0 0.5 1.0 1.5 2.0 2.5 20 40 60 0 50 100 150 0 80 -50

 R_{OSC} (k Ω)



TEMPERATURE (°C)

/N/IXI/N


Typical Operating Characteristics

MAX5072

SWITCHING FREQUENCY (fSW) (MHz)

Typical Operating Characteristics (continued)

(V+ = VL = 5.2V, T_A = +25°C, unless otherwise noted.)




/N/XI/N




Typical Operating Characteristics (continued)

 $(V + = VL = 5.2V, T_A = +25^{\circ}C, unless otherwise noted.)$





200ns/div





OUTPUT2 VOLTAGE (BUCK CONVERTER) vs. temperature





1.25 1.00

-40

-5


30

TEMPERATURE (°C)

65

Typical Operating Characteristics (continued)

(V+ = VL = 5.2V, T_A = +25°C, unless otherwise noted.)



Pin Description

PIN	NAME	FUNCTION
1	CLKOUT	Clock Output. CLKOUT is 45° phase-shifted with respect to converter 2 (SOURCE2, Figure 3). Connect CLKOUT (master) to the SYNC of a second MAX5072 (slave) for a four-phase converter.
2	BST2/VDD2	Buck Converter Operation—Bootstrap Flying-Capacitor Connection for Converter 2. Connect BST2/VDD2 to an external ceramic capacitor and diode according to the Standard Application Circuit (Figure 1). Boost Converter Operation—Driver Bypass Capacitor Connection. Connect a low-ESR 0.1µF ceramic capacitor from BST2/VDD2 to PGND (Figure 9).
3, 4	DRAIN2	Connection to Converter 2 Internal MOSFET Drain. Buck converter operation—use the MOSFET as a high-side switch and connect DRAIN2 to the input supply. Boost converter operation—use the MOSFET as a low-side switch and connect DRAIN2 to the inductor and diode junction (Figure 9).
5	EN2	Active-High Enable Input for Converter 2. Drive EN2 low to shut down converter 2, drive EN2 high for normal operation. Use EN2 in conjunction with EN1 for supply sequencing. Connect to VL for always-on operation.
6	FB2	Feedback Input for Converter 2. Connect FB2 to a resistive divider between converter 2's output and SGND to adjust the output voltage. To set the output voltage below 0.8V, connect FB2 to a resistive voltage-divider from BYPASS to regulator 2's output (Figure 6). See the <i>Setting the Output Voltage</i> section.
7	COMP2	Compensation Connection for Converter 2. See the <i>Compensation</i> section to compensate converter 2's control loop.
8	PFO	Dying Gasp Comparator Output. The PFO open-drain output goes low when PFI falls below the 0.78V reference.
9	SYNC	External Clock Synchronization Input. Connect SYNC to a 400kHz to 4400kHz clock to synchronize the switching frequency with the system clock. Each converter frequency is one half the frequency applied to SYNC. Connect SYNC to SGND when not used.
10	PFI	Dying Gasp Comparator Noninverting Input. Connect a resistor-divider from the input supply to PFI. PFI forces PFO low when V _{PFI} falls below 0.78V. The PFI comparator has a 20mV (typ) hysteresis. This is an uncommitted comparator and can be used for any protection feature such as OVP or POWER-GOOD.

Pin Description (continued)

PIN	NAME	FUNCTION
11	OSC	Oscillator Frequency Set Input. Connect a resistor from OSC to SGND (R_{OSC}) to set the switching frequency (see the <i>Oscillator</i> section). Set R_{OSC} for equal to or lower oscillator frequency than the SYNC input frequency when using external synchronization ($0.2f_{SYNC} < f_{OSC} < 1.2f_{SYNC}$). Rosc is still required when an external clock is connected to the SYNC input.
12	V+	Input Supply Voltage. V+ voltage range from 5.5V to 23V. Connect the V+ and VL together for 4.5V to 5.5V input operation. Bypass with a minimum 0.1μ F ceramic capacitor to SGND.
13, 14	VL	Internal 5.2V Linear Regulator Output. Use VL to drive the high-side switch at BST1/VDD1 and BST2/VDD2. Bypass VL with a 0.1 μ F capacitor to PGND and a 4.7 μ F ceramic capacitor to SGND.
15	BYPASS	2.0V Output. Bypass to SGND with a 0.22µF or greater ceramic capacitor.
16	MR	Active-Low Manual Reset Input. Drive $\overline{\text{MR}}$ low to initiate a reset. $\overline{\text{RST}}$ remains asserted while $\overline{\text{MR}}$ is low and for 180ms (t _{RP}) after $\overline{\text{MR}}$ returns high. $\overline{\text{MR}}$ requires no external debounce circuitry. $\overline{\text{MR}}$ is internally pulled high by a 44k Ω resistor and can be left open if not used.
17	RST	Open-Drain Reset Output. $\overline{\text{RST}}$ remains low when either output voltage is below 92.5% of its regulation point or while $\overline{\text{MR}}$ is low. After soft-start is completed and both outputs exceed 92.5% of their nominal output voltage, $\overline{\text{RST}}$ becomes high impedance after a 180ms (typ) delay. $\overline{\text{RST}}$ remains high impedance as long as both outputs maintain regulation.
18	COMP1	Compensation Connection for Converter 1 (See the Compensation Section)
19	FB1	Feedback Input for Converter 1. Connect FB1 to a resistive divider between converter 1's output and SGND to program the output voltage. To set the output voltage below 0.8V, connect FB1 to a resistive voltage- divider from BYPASS to regulator 1's output (Figure 6). See the <i>Setting the Output Voltage</i> section.
20	EN1	Active-High Enable Input for Converter 1. Drive EN1 low to shut down converter 1, drive EN1 high for normal operation. Use EN1 in conjunction with EN2 for supply sequencing. Connect to VL for always-on operation.
21, 22	DRAIN1	Connection to the Converter 1 Internal MOSFET Drain. Buck converter operation—use the MOSFET as a high-side switch and connect DRAIN1 to the input supply. Boost converter operation—use the MOSFET as a low-side switch and connect DRAIN1 to the inductor and diode junction.
23	BST1/VDD1	Buck Converter Operation—Bootstrap Flying-Capacitor Connection for Converter 1. Connect BST1/VDD1 to an external ceramic capacitor and diode according to the Standard Application Circuit (Figure 1). Boost Converter Operation—Driver Bypass Capacitor Connection. Connect a low-ESR 0.1µF ceramic capacitor from BST1/VDD1 to PGND (Figure 9).
24	FSEL1	Converter 1 Frequency Select Input. Connect FSEL1 to VL for normal operation. Connect FSEL1 to SGND to reduce converter 1's switching frequency to 1/2 converter 2's switching frequency (converter 1 switching frequency will be 1/4 the SYNC frequency). Do not leave FSEL1 unconnected.
25	PGOOD1	Converter 1 Power-Good Output. Open-drain output goes low when converter 1's output falls below 92.5% of its set regulation voltage. Use PGOOD1 and EN2 to sequence the converters.
26, 27	SOURCE1	Connection to the Converter 1 Internal MOSFET Source. Buck Converter Operation—connect SOURCE1 to the switched side of the inductor as shown in Figure 1. Boost Converter Operation—connect SOURCE1 to PGND.

Pin Description (continued)

PIN	NAME	FUNCTION
28, 30	PGND	Power Ground. Connect rectifier diode anode, input capacitor negative, output capacitor negative, and VL bypass capacitor returns to PGND.
29	SGND	Signal Ground. Connect SGND to the exposed pad. Connect SGND and PGND together at a single point.
31, 32	SOURCE2	Connection to the Converter 2 Internal MOSFET Source. Buck Converter Operation—connect SOURCE2 to the switched side of the inductor as shown in Figure 1. Boost Converter Operation—connect SOURCE2 to PGND (Figure 9).
EP	SGND	Exposed Paddle. Connect to SGND. Solder EP to the SGND plane for better thermal performance.




Figure 1. MAX5072 Dual Buck Regulator Application Circuit

Detailed Description

PWM Controller

The MAX5072 converter uses a pulse-width modulation (PWM) voltage-mode control scheme for each out-ofphase controller. It is nonsynchronous rectification and uses an external low-forward-drop Schottky diode for rectification. The controller generates the clock signal by dividing down the internal oscillator or the SYNC input when driven by an external clock, so each controller's switching frequency equals half the oscillator frequency (fsw = fosc / 2). An internal transconductance error amplifier produces an integrated error voltage at the COMP pin, providing high DC accuracy. The voltage at COMP sets the duty cycle using a PWM comparator and a ramp generator. At each rising edge of the clock, converter 1's high-side n-channel MOSFET turns on and remains on until either the appropriate or maximum duty cycle is reached, or the maximum current limit for the switch is detected. Converter 2 operates out-of-phase, so the second high-side MOSFET turns on at each falling edge of the clock.

In the case of buck operation (Figure 1), during each high-side MOSFET's on-time, the associated inductor current ramps up. During the second half of the switching cycle, the high-side MOSFET turns off and forward biases the Schottky rectifier. During this time, the SOURCE voltage is clamped to 0.4V (VD) below ground. The inductor releases the stored energy as its current ramps down, and provides current to the output. The bootstrap capacitor is also recharged from the inductance energy when the MOSFET turns off. The circuit goes in discontinuous conduction mode operation at light load, when the inductor current completely discharges before the next cycle commences. Under overload conditions, when the inductor current exceeds the peak current limit of the respective switch, the highside MOSFET turns off quickly and waits until the next clock cycle.

In the case of boost operation, the MOSFET is a lowside switch (Figure 9). During each on-time, the inductor current ramps up. During the second half of the switching cycle, the low-side switch turns off and forward biases the Schottky diode. During this time the DRAIN voltage is clamped to 0.4V (V_D) above V_{OUT}_ and the inductor provides energy to the output as well as replenishes the output capacitor charge.

Internal Oscillator/Out-of-Phase Operation

The internal oscillator generates the 180° out-of-phase clock signal required by each regulator. The internal oscillator frequency is programmable from 400kHz to 4.4MHz using a single 1% resistor at ROSC. Use the following equation to calculate ROSC:

$$R_{OSC} = \frac{25 \times f_{OS}}{f_{OS}}$$

where $f_{\mbox{OSC}}$ is the internal oscillator frequency in hertz and $R_{\mbox{OSC}}$ in ohms.

10⁹

The two independent regulators in the MAX5072 switch 180° out-of-phase to reduce input filtering requirements, to reduce electromagnetic interference (EMI), and to improve efficiency. This effectively lowers component cost and saves board space, making the MAX5072 ideal for cost-sensitive applications.

With dual synchronized out-of-phase operation, the MAX5072's high-side MOSFETs turn on 180° out-ofphase. The instantaneous input current peaks of both regulators do not overlap, resulting in reduced RMS ripple current and input voltage ripple. This reduces the required input capacitor ripple current rating, allows for fewer or less expensive capacitors, and reduces shielding requirements for EMI. The out-of-phase waveforms in the *Typical Operating Characteristics* demonstrate synchronized 180° out-of-phase operation.

Synchronization (SYNC)/Clock Output (CLKOUT)

The main oscillator can be synchronized to the system clock by applying an external clock (fSYNC) at SYNC. The fSYNC frequency must be twice the required operating frequency of an individual converter. Use a TTL logic signal for the external clock with at least a 100ns pulse width. ROSC is still required when using external synchronization. Program the internal oscillator frequency so $0.2f_{SYNC} < f_{OSC} < 1.2f_{SYNC}$. The rising edge of fSYNC synchronizes the turn-on edge of internal MOSFET (see Figure 3).

$$R_{OSC} = \frac{25 \times 10^9}{f_{OSC}}$$

where fOSC is the internal oscillator frequency in hertz and ROSC in ohms, $fOSC = 2 \times fSW$.

Two MAX5072s can be connected in master-slave configuration for four ripple-phase operation. The MAX5072 provides a clock output (CLKOUT) that is 45° phaseshifted with respect to the internal switch turn-on edge. Feed the CLKOUT of the master to the SYNC input of the slave. The effective input ripple switching frequency shall be four times the individual converter's switching frequency. When driving the master converter using external clock at SYNC, set the clock duty cycle to 50% for a 90° phase-shifted operation.






Figure 2. Functional Diagram



MAX5072




Figure 3. Synchronized Controllers

Frequency Select (FSEL1)

Sometimes it is necessary to operate the converter at a lower switching frequency to keep the losses low for lower power dissipation. However, it is not possible to have different frequencies for two converters operating out-of-phase. Also, frequency beating may occur if the individual converter frequencies are not selected carefully. To avoid these issues, and still achieve the lower power dissipation in the package, the MAX5072 provides a frequency select (FSEL1) pin. Connecting FSEL1 to ground reduces the switching frequency of converter 1 to 1/2 the switching frequency of converter 2 and 1/4th of the internal oscillator switching frequency. In this case, the input capacitor ripple frequency is 1.5 times the converter 2 switching frequency and also has unsymmetrical ripple waveform.

Input Voltage (V+)/Internal Linear Regulator (VL)

All internal control circuitry operates from an internally regulated nominal voltage of 5.2V (VL). At higher input voltages (V+) of 5.5V to 23V, VL is regulated to 5.2V. At 5.5V or below, the internal linear regulator operates in dropout mode, where VL follows V+. Depending on the load on VL, the dropout voltage can be high enough to reduce VL below the undervoltage lockout (UVLO) threshold.

For input voltages of less than 5.5V, connect V+ and VL together. The load on VL is proportional to the switching frequency of converter 1 and converter 2. See the VL Dropout Voltage vs. Each Converter Switching Frequency graph in the *Typical Operating Characteristics*. For input voltage ranges higher than 5.5V, use the internal regulator.

Bypass V+ to SGND with a low-ESR, 0.1μ F or greater ceramic capacitor placed close to the MAX5072. Current spikes from VL may disturb internal circuitry powered by VL. Bypass VL with a low-ESR, ceramic 0.1μ F capacitor to PGND and a 4.7μ F capacitor to SGND.

Undervoltage Lockout/Soft-Start

The MAX5072 includes an undervoltage lockout with hysteresis and a power-on-reset circuit for smooth converter turn-on and monotonic rise of the output voltage. The rising UVLO threshold is internally set to 4.3V with a 175mV hysteresis. Hysteresis at UVLO eliminates "chattering" during startup. When VL drops below UVLO, the internal switches are turned off and RST is forced low.

Digital soft-start/soft-stop is provided internally to reduce input surge currents and glitches at the input during turn-on/turn-off. When UVLO is cleared and EN_ is high, digital soft-start slowly ramps up the internal reference voltage in 64 steps. The total soft-start period is 2048 switching cycles of the internal oscillator.

To calculate the soft-start period, use the following equation:

$$t_{\rm SS} = \frac{2048}{f_{\rm OSC}}$$

where fOSC is the internal oscillator frequency in hertz, which is twice the switching frequency of each converter.

Enable

The MAX5072 dual converter provides separate enable inputs EN1 and EN2 to individually control or sequence the output voltages. These active-high enable inputs are TTL compatible. Pulling EN_ high ramps up the reference slowly, which provides soft-start at the outputs. Forcing the EN_ low externally disables the individual output and generates a RST signal. Use EN1, EN2, and PGOOD1 for sequencing (see Figure 4). Connect PGOOD1 to EN2 to make sure converter 1's output is within regulation before converter 2 starts. Add an RC network from VL to EN1 and EN2 to delay the individual converter. A larger RC time constant means a more delayed output. Sequencing reduces input inrush current and possible chattering. Connect the EN_ to VL for always-on operation.

MR Microprocessor-based products require manual reset capability, allowing the operator or external logic circuitry to initiate a reset. A logic low on $\overline{\text{MR}}$ asserts reset. Reset remains asserted while MR is low, and for the Reset Active Timeout Period (tRP) after $\overline{\text{MR}}$ returns high. $\overline{\text{MR}}$ has an internal 44k Ω pullup resistor to VL, so it can be left unconnected if not used. $\overline{\text{MR}}$ can be driven to TTL logic levels.

Connect a normally open momentary switch from $\overline{\text{MR}}$ to SGND to create a manual reset function. Note that external debounce circuitry is not required. If $\overline{\text{MR}}$ is driven from long cables or if the device is used in a noisy environment, connect a 0.1µF capacitor from $\overline{\text{MR}}$ to SGND to provide additional noise immunity.

RST Output

RST is an open-drain output. RST pulls low when either output falls below 92.5% of its nominal regulation voltage. Once both outputs exceed 92.5% of their nominal regulated voltages and both soft-start cycles are completed, RST enters a high-impedance state after the 180ms active timeout period. To obtain a logic-voltage output, connect a pullup resistor from RST to a logic supply voltage. The internal open-drain MOSFET can sink 3mA while providing a TTL logic-low signal. If unused, ground RST or leave it unconnected.

PGOOD1

In addition to RST, converter 1 also includes a powergood flag. Pull PGOOD1 to a logic voltage to provide logic-level output. PGOOD1 is an open-drain output and can sink 3mA while providing the TTL logic-low signal. PGOOD1 goes low when converter 1's output drops to 92.5% of its nominal regulated voltage. Connect PGOOD1 to SGND or leave unconnected, if not used.




Figure 4. Power-Supply Sequencing Configurations

Dying Gasp Comparator (PFI/PFO)

The MAX5072 contains an uncommitted comparator with an open-drain output. The inverting input of the comparator is connected to an internal precision 0.78V reference. Connect the noninverting input (PFI) to VIN through a resistor-divider to program the input trip threshold (VTRIP). The power-fail output (PFO) is pulled low when PFI drops below 0.78V. PFI provides 20mV hysteresis to avoid glitches during transition. The PFO signal provides an advance signal to the processor before the converter 1/converter 2 loses regulation. The input trip threshold (VTRIP) can be adjusted to provide advance signaling before the outputs drop to 92.5% of the regulation voltage.

The input capacitors hold charge and provide energy to the converter after VIN is disconnected. The hold-up time (t_{HOLD}) is defined as the time when the input voltage drops below V_{TRIP} and the output falls out of regulation at the low end of the input voltage range V_{IN(MIN)} (Figure 5). Use the following equations to calculate the resistor-divider and the CIN required for the proper hold-up time.

$$C_{IN} = \frac{2\left(\frac{P_{OUT1}}{\eta 1} + \frac{P_{OUT2}}{\eta 2}\right)}{\left(V_{TRIP}^2 - V_{IN(MIN)}^2\right)} \times t_{HOLD}$$

where $\eta 1$ and $\eta 2$ are efficiencies of the converter 1 and converter 2, respectively.




Figure 5. Dying Gasp Feature Monitors Input Supply

$$R1 = R2 \left(\frac{V_{TRIP}}{0.78} - 1 \right)$$

R₂ can be any value from $10k\Omega$ to $100k\Omega$ (Figure 5).

Current Limit

The internal switch current of each converter is sensed using an internal current mirror. Converter 1 and converter 2 have 2A and 1A internal switches. When the peak switch current crosses the current-limit threshold of 3A (typ) and 1.8A (typ) for converter 1 and converter 2, respectively, the on cycle is terminated immediately and the inductor is allowed to discharge. The next cycle resumes at the next clock pulse.



In deep overload or short-circuit conditions when the FB voltage drops below 0.4V, the switching frequency is reduced to 1/4 x fSW to provide sufficient time for the inductor to discharge. During overload conditions, if the voltage across the inductor is not high enough to allow for the inductor current to properly discharge, current runaway may occur. Current runaway can destroy the device in spite of internal thermal-overload protection. Reducing the switching frequency during overload conditions prevents current runaway.

Thermal-Overload Protection

During continuous short circuit or overload at the output, the power dissipation in the IC can exceed its limit. Internal thermal shutdown is provided to avoid irreversible damage to the device. When the die temperature or junction temperature exceeds +150°C, an on-chip thermal sensor shuts down the device, forcing the internal switches to turn off, allowing the IC to cool. The thermal sensor turns the part on again after the junction temperature cools by +30°C. During thermal shutdown, both regulators shut down, RST goes low, and soft-start resets.

Applications Information

Setting the Switching Frequency

The controller generates the clock signal by dividing down the internal oscillator or the SYNC input signal when driven by an external oscillator. The switching frequency equals half the oscillator frequency (fsw = f_{OSC} / 2). The internal oscillator frequency is set by a resistor (R_{OSC}) connected from OSC to SGND. The relationship between fsw and R_{OSC} is:

$$R_{OSC} = \frac{12.5 \times 10^9}{f_{SW}}$$

where f_{SW} and f_{OSC} are in hertz, and R_{OSC} is in ohms. For example, a 1250kHz switching frequency is set with R_{OSC} = 10k Ω . Higher frequencies allow designs with lower inductor values and less output capacitance. Consequently, peak currents and I²R losses are lower at higher switching frequencies, but core losses, gate-charge currents, and switching losses increase.

A rising clock edge on SYNC is interpreted as a synchronization input. If the SYNC signal is lost, the internal oscillator takes control of the switching rate, returning the switching frequency to that set by ROSC. This maintains output regulation even with intermittent SYNC signals. When an external synchronization signal is used, ROSC should be set for the oscillator frequency to be lower than or equal to the SYNC rate (fSYNC).




Figure 6. Adjustable Output Voltage

Buck Converter

Effective Input Voltage Range

Although the MAX5072 converters can operate from input supplies ranging from 4.5V to 23V, the input voltage range can be effectively limited by the MAX5072 duty-cycle limitations for a given output voltage. The maximum input voltage is limited by the minimum ontime (ton(MIN)):

$$V_{IN(MAX)} \le \frac{V_{OUT}}{t_{ON(MIN)} \times f_{SW}}$$

where $t_{ON(MIN)}$ is 100ns. The minimum input voltage is limited by the maximum duty cycle (D_{MAX} = 0.88):

$$V_{IN(MIN)} = \left[\frac{V_{OUT} + V_{DROP1}}{0.88}\right] + V_{DROP2} - V_{DROP1}$$

where V_{DROP1} is the total parasitic voltage drops in the inductor discharge path, which includes the forward voltage drop (V_D) of the rectifier, the series resistance of the inductor, and the PC board resistance. V_{DROP2} is the total resistance in the charging path, which includes the on-resistance of the high-side switch, the series resistance of the inductor, and the PC board resistance.

Setting the Output Voltage

For 0.8V or greater output voltages, connect a voltagedivider from OUT_ to FB_ to SGND (Figure 6). Select RB (FB_ to SGND resistor) to between 1k Ω and 10k Ω . Calculate RA (OUT_ to FB_ resistor) with the following equation:

$$R_{A} = R_{B} \left[\left(\frac{V_{OUT}}{V_{FB}} \right) - 1 \right]$$

where $V_{FB} = 0.8V$ (see the *Electrical Characteristics* table) and V_{OUT} can range from V_{FB} to 28V (boost operation).



For output voltages below 0.8V, set the MAX5072 output voltage by connecting a voltage-divider from the output to FB_ to BYPASS (Figure 6). Select R_C (FB to BYPASS resistor) higher than a 50k Ω range. Calculate R_A with the following equation:

$$R_{A} = R_{C} \left[\frac{V_{FB} - V_{OUT}}{V_{BYPASS} - V_{FB}} \right]$$

where $V_{FB} = 0.8V$, $V_{BYPASS} = 2V$ (see the *Electrical Characteristics* table), and V_{OUT} can range from 0V to V_{FB} .

Inductor Selection

Three key inductor parameters must be specified for operation with the MAX5072: inductance value (L), peak inductor current (IL), and inductor saturation current (ISAT). The minimum required inductance is a function of operating frequency, input-to-output voltage differential and the peak-to-peak inductor current (ΔI_L). Higher ΔI_L allows for a lower inductor value while a lower ΔI_{L} requires a higher inductor value. A lower inductor value minimizes size and cost, improves large-signal transient response, but reduces efficiency due to higher peak currents and higher peak-to-peak output ripple voltage for the same output capacitor. On the other hand, higher inductance increases efficiency by reducing the ripple current. However, resistive losses due to extra wire turns can exceed the benefit gained from lower ripple current levels, especially when the inductance is increased without also allowing for larger inductor dimensions. A good compromise is to choose ΔI_{\perp} equal to 30% of the full load current. To calculate the inductance use the following equation:

$$L = \frac{V_{OUT}(V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times \Delta I_L}$$

where V_{IN} and V_{OUT} are typical values (so that efficiency is optimum for typical conditions). The switching frequency is set by R_{OSC} (see the *Setting the Switching Frequency* section). The peak-to-peak inductor current, which reflects the peak-to-peak output ripple, is worst at the maximum input voltage. See the *Output Capacitor Selection* section to verify that the worst-case output ripple is acceptable. The inductor saturating current is also important to avoid runaway current during the output overload and continuous short circuit. Select the I_{SAT} to be higher than the maximum peak current limits of 4.5A and 2.2A for converter 1 and converter 2.

Input Capacitors

The discontinuous input current waveform of the buck converter causes large ripple currents at the input. The switching frequency, peak inductor current, and the allowable peak-to-peak voltage ripple dictate the input capacitance requirement. Increasing the switching frequency or the inductor value lowers the peak to average current ratio, yielding a lower input capacitance requirement. Note that two converters of MAX5072 run 180° out-of-phase, thereby effectively doubling the switching frequency at the input.

The input ripple waveform would be unsymmetrical due to the difference in load current and duty cycle between converter 1 and converter 2. The input ripple is comprised of ΔV_Q (caused by the capacitor discharge) and $\Delta V_{\rm ESR}$ (caused by the ESR of the capacitor). A higher load converter dictates the ESR requirement, while the capacitance requirement is a function of the loading mismatch between the two converters. The worst-case mismatch is when one converter is at full load while the other is at no load or in shutdown. Use low-ESR ceramic capacitors with high ripple-current capability at the input. Assume the contribution from the ESR and capacitor discharge equal to 50%. Calculate the input capacitance and ESR required for a specified ripple using the following equations:

$$\text{ESR}_{\text{IN}} = \frac{\Delta V_{\text{ESR}}}{\left(I_{\text{OUT}} + \frac{\Delta I_{\text{L}}}{2}\right)}$$

where

$$\Delta I_{L} = \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN} \times f_{SW} \times L}$$

and

$$C_{IN} = \frac{I_{OUT} \times D(1-D)}{\Delta V_Q \times f_{SW}}$$

where

$$\mathsf{D} = \frac{\mathsf{V}_{\mathsf{OUT}}}{\mathsf{V}_{\mathsf{IN}}}$$

where I_{OUT} is the maximum output current from either converter 1 or converter 2, and D is the duty cycle for that converter. fsw is the frequency of each individual converter. For example, at V_{IN} = 12V, V_{OUT} = 3.3V at I_{OUT} = 2A, and with L = 3.3μ H, the ESR and input capacitance are calculated for a peak-to-peak input



ripple of 100mV or less, yielding an ESR and capacitance value of $20m\Omega$ and 6.8μ F for 1.25MHz frequency. Use a 100μ F capacitor at low input voltages to avoid possible undershoot below the undervoltage lockout threshold during power-on and transient loading.

Output Capacitor Selection

The allowable output ripple voltage and the maximum deviation of the output voltage during step load currents determines the output capacitance and its ESR.

The output ripple is comprised of ΔV_Q (caused by the capacitor discharge) and ΔV_{ESR} (caused by the ESR of the capacitor). Use low-ESR ceramic or aluminum electrolytic capacitors at the output. For aluminum electrolytic capacitors, the entire output ripple is contributed by ΔV_{ESR} . Use the ESR_{OUT} equation to calculate the ESR requirement and choose the capacitor accordingly. If using ceramic capacitors, assume the contribution to the output ripple voltage from the ESR and the capacitor discharge are equal. Calculate the output capacitance and ESR required for a specified ripple using the following equations:

$$ESR_{OUT} = \frac{\Delta V_{ESR}}{\Delta I_{L}}$$
$$C_{OUT} = \frac{\Delta I_{L}}{8 \times \Delta V_{Q} \times f_{SW}}$$

where

$$\Delta V_{O_RIPPLE} \cong \Delta V_{ESR} + \Delta V_Q$$

where ΔI_L is the peak-to-peak inductor current as calculated above and f_{SW} is the individual converter's switching frequency.

The allowable deviation of the output voltage during fast transient loads also determines the output capacitance and its ESR. The output capacitor supplies the step load current until the controller responds with a greater duty cycle. The response time (tRESPONSE) depends on the closed-loop bandwidth of the converter. The high switching frequency of MAX5072 allows for higher closed-loop bandwidth, reducing tRESPONSE and the output capacitance requirement. The resistive drop across the output capacitor ESR and the capacitor discharge causes a voltage droop during a step load. Use a combination of low-ESR tantalum and ceramic capacitors for better transient load and ripple/noise performance. Keep the maximum output voltage deviation above the tolerable limits of the elec-



tronics being powered. When using a ceramic capacitor, assume 80% and 20% contribution from the output capacitance discharge and the ESR drop, respectively. Use the following equations to calculate the required ESR and capacitance value:

$$\mathsf{ESR}_{\mathsf{OUT}} = \frac{\Delta \mathsf{V}_{\mathsf{ESR}}}{\mathsf{I}_{\mathsf{STEP}}}$$

$$C_{OUT} = \frac{I_{STEP} \times I_{RESPONSE}}{\Delta V_Q}$$

where ISTEP is the load step and tRESPONSE is the response time of the controller. Controller response time depends on the control-loop bandwidth.

Boost Converter

The MAX5072 can be configured for step-up conversion since the internal MOSFET can be used as a low-side switch. Use the following equations to calculate the inductor (L_{MIN}), input capacitor (C_{IN}), and output capacitor (C_{OUT}) when using the converter in boost operation.

Inductor

Choose the minimum inductor value so the converter remains in continuous mode operation at minimum output current (I_{OMIN}).

$$L_{\text{MIN}} = \frac{V^2 I_{\text{N}} \times D \times \eta}{2 \times f_{\text{SW}} \times V_{\text{O}} \times I_{\text{OMIN}}}$$

where

$$\mathsf{D} = \frac{\mathsf{V}_{\mathsf{O}} + \mathsf{V}_{\mathsf{D}} - \mathsf{V}_{\mathsf{IN}}}{\mathsf{V}_{\mathsf{O}} + \mathsf{V}_{\mathsf{D}} - \mathsf{V}_{\mathsf{DS}}}$$

and $IOMIN = 0.25 \times IO$

The V_D is the forward voltage drop of the external Schottky diode, D is the duty cycle, and V_{DS} is the voltage drop across the internal switch. Select the inductor with low DC resistance and with a saturation current (I_{SAT}) rating higher than the peak switch current limit of 4.5A and 2.2A of converter 1 and converter 2, respectively.

Input Capacitor

The input current for the boost converter is continuous and the RMS ripple current at the input is low. Calculate the capacitor value and ESR of the input capacitor using the following equations.

$$C_{IN} = \frac{\Delta I_{L} \times D}{4 \times f_{SW} \times \Delta V_{Q}}$$

 $\text{ESR} = \frac{\Delta V_{\text{ESR}}}{\Delta I_{\text{I}}}$

where

$$\Delta I_{L} = \frac{(V_{IN} - V_{DS}) \times D}{L \times f_{SW}}$$

where V_{DS} is the total voltage drop across the internal MOSFET plus the voltage drop across the inductor ESR. ΔI_L is the peak-to-peak inductor ripple current as calculated above. ΔV_Q is the portion of input ripple due to the capacitor discharge and ΔV_{ESR} is the contribution due to ESR of the capacitor.

Output Capacitor Selection

For the boost converter, the output capacitor supplies the load current when the main switch is ON. The required output capacitance is high, especially at higher duty cycles. Also, the output capacitor ESR needs to be low enough to minimize the voltage drop due to the ESR while supporting the load current. Use the following equation to calculate the output capacitor for a specified output ripple tolerance.

$$\text{ESR} = \frac{\Delta V_{\text{ESR}}}{I_{\text{O}}}$$

$$C_{OUT} = \frac{I_O \times D_{MAX}}{\Delta V_Q \times f_{SW}}$$

IO is the load current, ΔV_Q is the portion of the ripple due to the capacitor discharge and ΔV_{ESR} is the contribution due to the ESR of the capacitor. DMAX is the maximum duty cycle at minimum input voltage.

Power Dissipation

The MAX5072 includes a high-frequency, low RDS_ON switching MOSFET. At +85°C, the RDS_ON of the internal switch for converter 1 and converter 2 are 290m Ω and 630m Ω , respectively. The DC loss is a function of the RMS current in the switch while the switching loss is a function of switching frequency and input voltage. Use the following equations to calculate the RMS current, DC loss, and switching loss of each converter. The MAX5072 device is available in a thermally enhanced package and can dissipate up to 2.7W at +70°C ambi-




Figure 7. Type II Compensation Network.




Figure 8. Type III Compensation Network

ent temperature. The total power dissipation in the package must be limited so the junction temperature does not exceed its absolute maximum rating of +150°C at maximum ambient temperature.

For the buck converter:

$$I_{RMS} = \sqrt{(I_{DC}^2 + I_{PK}^2 + (I_{DC} \times I_{PK})) \times \frac{D_{MAX}}{3}}$$

$$P_{DC} = I_{RMS}^2 \times R_{DS(ON)MAX}$$

where

$$I_{\text{DC}} = I_{\text{O}} - \frac{\Delta I_{\text{L}}}{2}$$
$$I_{\text{PK}} = I_{\text{O}} + \frac{\Delta I_{\text{L}}}{2}$$

See the *Electrical Characteristics* table for the $R_{DS(ON)MAX}$ value.



$$P_{SW} = \frac{V_{INMAX} \times I_O \times (t_R + t_F) \times f_{SW}}{V_{INMAX} \times I_O \times (t_R + t_F) \times f_{SW}}$$

4

For the boost converter:

$$I_{RMS} = \sqrt{(I_{DC}^{2} + I_{PK}^{2} + (I_{DC} \times I_{PK})) \times \frac{D_{MAX}}{3}}$$
$$I_{IN} = \frac{V_{O} \times I_{O}}{V_{IN} \times \eta}$$
$$\Delta I_{L} = \frac{(V_{IN} - V_{DS}) \times D}{L \times f_{SW}}$$
$$I_{DC} = I_{IN} - \frac{\Delta I_{L}}{2}$$
$$I_{PK} = I_{IN} + \frac{\Delta I_{L}}{2}$$

$$P_{DC} = I_{RMS}^2 \times R_{DS(ON)MAX}$$

where V_{DS} is the drop across the internal MOSFET. See the *Electrical Characteristics* for the R_{DS}(ON)MAX value.

$$P_{SW} = \frac{V_O \times I_{IN} \times (t_R + t_F) \times f_{SW}}{4}$$

where t_R and t_F are rise and fall times of the internal MOSFET. The t_R and t_F are typically 20ns, and can be measured in the actual application.

The supply current in the MAX5072 is dependent on the switching frequency. See the *Typical Operating Characteristics* to find the supply current of the MAX5072 at a given operating frequency. The power dissipation (Ps) in the device due to supply current (Is) is calculated using following equation.

 $P_{S} = V_{INMAX} \times I_{SUPPLY}$

The total power dissipation PT in the device is:

$$PT = PDC1 + PDC2 + PSW1 + PSW2 + PS$$

where P_{DC1} and P_{DC2} are DC losses in converter 1 and converter 2, respectively. P_{SW1} and P_{SW2} are switching losses in converter 1 and converter 2, respectively.

Calculate the temperature rise of the die using the following equation:

$$T_{J} = T_{C} + (P_{T} \times \theta_{J-C})$$

where θ_{J-C} is the junction-to-case thermal impedance of the package equal to +2°C/W. Solder the exposed pad of the package to a large copper area to minimize the case-to-ambient thermal impedance. Measure the temperature of the copper area near the device at a worst-case condition of power dissipation and use +2°C/W as θ_{J-C} thermal impedance. The case-to-ambient thermal impedance (θ_{C-A}) is dependent on how well the heat is transferred from the PC board to the ambient. Use large copper area to keep the PC board temperature low. The θ_{C-A} is usually in the +20°C/W to +40°C/W range.

Compensation

The MAX5072 provides an internal transconductance amplifier with its inverting input and its output available to the user for external frequency compensation. The flexibility of external compensation for each converter offers wide selection of output filtering components, especially the output capacitor. For cost-sensitive applications, use high-ESR aluminum electrolytic capacitors; for component size-sensitive applications, use low-ESR tantalum or ceramic capacitors at the output. The high switching frequency of MAX5072 allows use of ceramic capacitors at the output.

Choose all the passive power components that meet the output ripple, component size, and component cost requirements. Choose the small-signal components for the error amplifier to achieve the desired closed-loop bandwidth and phase margin. Use a simple pole-zero pair (Type II) compensation if the output capacitor ESR zero frequency is below the unity-gain crossover frequency (fc). Type III compensation is necessary when the ESR zero frequency is higher than fc or when compensating for a continuous mode boost converter that has a right-half plane zero.

Use the following procedure 1 to calculate the compensation network components when $f_{ZERO,ESR} < f_{C}$.

Buck Converter Compensation Procedure 1 (see Figure 7):

Calculate the fZERO.ESR and LC double pole:

MAX5072

$$f_{ZERO, ESR} = \frac{1}{2\pi \times ESR \times C_{OUT}}$$
$$f_{LC} = \frac{1}{2\pi \times \sqrt{L_{OUT} \times C_{OUT}}}$$

Calculate the unity-gain crossover frequency as:

$$f_{\rm C} = \frac{f_{\rm SW}}{20}$$

If the fZERO,ESR is lower than fC and close to f_{LC} , use a Type II compensation network where RFCF provides a midband zero f_{mid,Zero}, and RFCCF provides a high-frequency pole.

Calculate modulator gain G_M at the crossover frequency.

$$G_{M} = \frac{V_{IN}}{V_{OSC}} \times \frac{ESR}{ESR + 2\pi \times f_{C} \times L_{OUT}} \times \frac{0.8}{V_{OUT}}$$

where $V_{\mbox{OSC}}$ is a peak-to-peak ramp amplitude equal to 1V.




Figure 9. Buck-Boost Application

The transconductance error-amplifier gain is:

$$G_{E/A} = g_m \times R_F$$

The total loop gain at fC should be equal to 1

$$G_M \times G_{E/A} = 1$$

or

$$R_{F} = \frac{V_{OSC} (ESR + 2\pi \times f_{C} \times L_{OUT}) V_{OUT}}{0.8 \times V_{IN} \times g_{m} \times ESR}$$

Place a zero at or below the LC double pole:

$$C_{\rm F} = \frac{1}{2\pi \times R_{\rm F} \times f_{\rm LC}}$$

Place a high-frequency pole at $f_P = 0.5 \times f_{SW}$.

Procedure 2 (See Figure 8):

If the output capacitor used is a low-ESR ceramic type, the ESR frequency is usually far away from the targeted unity crossover frequency (f_C). In this case, Type III compensation is recommended. Type III compensation provides two-pole zero pairs. The locations of the zero and poles should be such that the phase margin peaks at f_C.

$$\frac{f_{C}}{f_{C}} = \frac{f_{P}}{f_{P}} = 5$$

The $^{\dagger}Z$ $^{\dagger}C$ is a good number to get about 60° phase margin at f_C. However, it is important to place the two zeros at or below the double pole to avoid the conditional stability issue.

Select a crossover frequency:

$$f_C \le \frac{f_{SW}}{20}$$

Calculate the LC double-pole frequency, fLC:

$$f_{LC} = \frac{1}{2\pi \times \sqrt{L_{OUT} \times C_{OUT}}}$$

Place a zero

 $f_Z = \frac{1}{2\pi \times R_F \times C_F}$ at 0.75 × f_{LC}

where:

$$C_{F} = \frac{1}{2\pi \times 0.75 \times f_{LC} \times R_{F}}$$

and $R_F \ge 10k\Omega$.

Calculate CI for a target unity crossover frequency, fc:

$$C_{I} = \frac{2\pi \times f_{C} \times L_{OUT} \times C_{OUT} \times V_{OSC}}{V_{IN} \times R_{F}}$$

$$(f_{P1} = \frac{1}{1 - 1})$$

Place a pole
$$(I_{P1} = \frac{2\pi \times R_I \times C_I}{2\pi \times R_I \times C_I}$$
 at fZERO,ESR.

$$R_{I} = \frac{1}{2\pi \times f_{ZERO, ESR} \times C_{I}}$$

Place a second zero, f_{Z2}, at 0.2f_C or at f_{LC}, whichever is lower.

$$\mathsf{R1} = \frac{1}{2\pi \times \mathsf{f}_{Z2} \times \mathsf{C}_{\mathsf{I}}} - \mathsf{R}_{\mathsf{I}}$$

Place a second pole $(f_{P2} = \frac{1}{2\pi \times R_F \times C_{CF}})$ at 1/2 the switching frequency.

$$C_{CF} = \frac{C_F}{(2\pi \times 0.5 \times f_{SW} \times R_F \times C_F) - 1}$$

Boost Converter Compensation

The boost converter compensation gets complicated due to the presence of a right-half-plane zero FZERO,RHP. The right-half-plane zero causes a drop inphase while adding positive (+1) slope to the gain curve. It is important to drop the gain significantly below unity before the RHP frequency. Use the following procedure to calculate the compensation components.

Calculate the LC double-pole frequency, $f_{\text{LC}},$ and the right half plane zero frequency.

$$f_{LC} = \frac{1 - D}{2\pi \times \sqrt{L_{OUT}C_{OUT}}}$$
$$f_{ZERO, RHP} = \frac{(1 - D)^2 R_{(MIN)}}{2\pi \times L_{OUT}}$$

where:

$$D = 1 - \frac{V_{\text{IN}}}{V_{\text{OUT}}}$$
$$R_{(\text{MIN})} = \frac{V_{\text{OUT}}}{I_{\text{OUT}(\text{MAX})}}$$

Target the unity-gain crossover frequency for:

$f_{C} \le \frac{f_{ZERO, RHP}}{5}$

2.2MHz, Dual-Output Buck or Boost

Converter with POR and Power-Fail Output

Place a zero $(f_{Z1} = \frac{1}{2\pi \times R_F \times C_F})$ at 0.75 x fLC.

$$C_{F} = \frac{1}{2\pi \times 0.75 \times f_{LC} \times R_{F}}$$

where $R_F \ge 10 k\Omega$.

Calculate CI for a target crossover frequency, fC:

$$C_{I} = \frac{V_{OSC} \left[(1 - D)^{2} + \omega_{C}^{2} \times L_{O} \times C_{O} \right]}{\omega_{C} \times R_{E} \times V_{N}}$$

where $\omega_{\rm C} = 2\pi f_{\rm C}$.

Place a pole $(f_{P1} = \frac{1}{2\pi \times R_I \times C_I}$ at fZERO,RHP.

$$R_{I} = \frac{1}{2\pi \times f_{ZERO,RHP} \times C_{I}}$$

Place the second zero $(f_{Z2} = \frac{1}{2\pi \times R_1 \times C_I})$ at fLC.

$$\mathsf{R}_1 = \frac{1}{2\pi \times \mathsf{f}_{LC} \times \mathsf{C}_{\mathsf{I}}} - \mathsf{R}_{\mathsf{I}}$$

Place the second pole $(f_{P2} = \frac{1}{2\pi \times R_F \times C_{CF}})$ at 1/2 the switching frequency.

$$C_{CF} = \frac{C_F}{(2\pi \times 0.5 \text{ f}_{SW} \times R_F \times C_F) - 1}$$

Improving Noise Immunity

In applications where the MAX5072 are subject to noisy environments, adjust the controller's compensation to improve the system's noise immunity. In particular, high-frequency noise coupled into the feedback loop causes jittery duty cycles. One solution is to lower the crossover frequency (see the *Compensation* section).

PC Board Layout Guidelines

Careful PC board layout is critical to achieve low switching losses and clean, stable operation. This is especially true for dual converters where one channel can affect the other. Refer to the MAX5072 EV kit data sheet for a specific layout example. Use a multilayer board whenever possible for better noise immunity. Follow these guidelines for good PC board layout:

- For SGND, use a large copper plane under the IC and solder it to the exposed paddle. To effectively use this copper area as a heat exchanger between the PC board and ambient, expose this copper area on the top and bottom side of the PC board. Do not make a direct connection from the exposed pad copper plane to SGND (pin 29) underneath the IC.
- 2) Isolate the power components and high-current path from the sensitive analog circuitry. Use a separate PGND plane under the OUT1 and OUT2 sides (referred to as PGND1 and PGND2). Connect the PGND1 and PGND2 planes together at one point near the IC.
- Keep the high-current paths short, especially at the ground terminals. This practice is essential for stable, jitter-free operation.
- Connect SGND and PGND together close to the IC at the ground terminals of VL and V+ bypass capacitors. Do not connect them together anywhere else.
- Keep the power traces and load connections short. This practice is essential for high efficiency. Use thick copper PC boards (2oz vs. 1oz) to enhance full-load efficiency.
- 6) Ensure that the feedback connection to C_{OUT} is short and direct.
- 7) Route high-speed switching nodes (BST_/VDD_, SOURCE_) away from the sensitive analog areas (BYPASS, COMP_, and FB_). Use the internal PC board layer for SGND as EMI shields to keep radiated noise away from the IC, feedback dividers, and analog bypass capacitors.



Layout Procedure

- Place the power components first, with ground terminals adjacent (inductor, C_{IN_}, and C_{OUT_}). Make all these connections on the top layer with wide, copper-filled areas (2oz copper recommended).
- 2) Group the gate-drive components (bootstrap diodes and capacitors, and VL bypass capacitor) together near the controller IC.
- 3) Make the DC-DC controller ground connections as follows:
 - a) Create a small-signal ground plane underneath the IC.

- b)Connect this plane to SGND and use this plane for the ground connection for the reference (BYPASS), enable, compensation components, feedback dividers, and OSC resistor.
- c)Connect SGND and PGND together near the input bypass capacitors and the IC (this is the only connection between SGND and PGND).

Chip Information

	-	-	-
PART	TEMP RANGE	PIN-PACKAGE	PKG CODE
MAX5072ETJ+	-40°C to +85°C	32 Thin QFN-EP* (5mm x 5mm)	T3255-4
MAX5072ATJ	-40°C to +125°C	32 Thin QFN-EP* (5mm x 5mm)	T3255-4
MAX5072ATJ+	-40°C to +125°C	32 Thin QFN-EP* (5mm x 5mm)	T3255-4
. =	,		

Ordering Information (continued)


*EP = Exposed pad.

+Denotes lead-free package.

TRANSISTOR COUNT: 5994 PROCESS: BICMOS

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)



MAX5072

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)

	COMMON DIMENSIONS												EXPOSED PAD VARIATIONS										
PKG.	1	16L 5x5		20L 5x5		28L 5x5		32	32L 5x5		40L 5x5			PKG.	D2		E2			-			
SYMBOL	MIN.	NOM. MAX	MIN.	NOM. M/	X. MIN	NOM.	MAX.	MIN. N	NOM.	MAX.	MIN.	NOM.	MAX.	CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	1		
А	0.70	0.75 0.80	0.70	0.75 0.	80 0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	T1655-2	3.00		3.20	3.00	3.10	3.20	1		
A1	0	0.02 0.05	0	0.02 0.	05 0	0.02	0.05	0 (0.02	0.05	0	0.02	0.05	T1655-3	3.00	3.10	3.20	3.00	3.10	3.20	1		
A2	0.	20 REF.	0.	20 REF.	0	.20 RE	F.	0.2	0 RE	F.	0.	20 RE	F.	T1655N-1	3.00	3.10	3.20	3.00	3.10	3.20	1		
b		0.30 0.35							_					T2055-3	3.00	3.10	3.20	3.00	3.10	3.20	1		
D		5.00 5.10			0 4.90			4.90				5.00		T2055-4	3.00	3.10	3.20	3.00	3.10	3.20	1		
E	-	5.00 5.10				_		4.90				5.00		T2055-5	3.15	3.25	3.35	3.15	3.25	3.35	1		
e	0.25	80 BSC.	0.25	.65 BSC	_).50 BS		0.25	50 BS		0.25	40 BS	ю.	T2855-3	3.15		3.35	3.15	3.25	3.35	1		
k L	0.00	0.40 0.50				-		0.25	-			- 0.40	0.50	T2855-4	2.60	2.70	2.80	2.60	2,70	2.80	1		
N	0.00	16	0.45	20	/0.40	28	0.00		32	5.50	0.00	40	0.00	T2855-5	2.60		2.80	2.60			1		
ND		4	-	5	+-	7			8			10	_	T2855-6	3.15	3.25	3.35	3.15	3.25	3.35	1		
NE		4		5		7			8			10		T2855-7	2.60	2.70	2.80	2.60	2.70	2.80	1		
JEDEC	1	NHHB		WHHC		WHHC)-1	W	HHD	-2				T2855-8	3.15	3.25	3.35	3.15	3.25	3.35	1		
														T2855N-1	3.15	3.25	3.35	3.15	3.25	3.35	1		
														T3255-3	3.00	3.10	3.20	3.00	3.10	3.20	1		
														10200 0									
OTES:														T3255-4	3.00		3.20	3.00	3.10		1		
	ENSIC	NING & T	DLER/	NCING	ONFO	RM TO	ASM	E Y14.5	5M-19	994.				T3255-4 T3255-5	3.00	3.10	3.20	3.00	3.10	3.20			
1. DIM		NING & TO												T3255-4 T3255-5 T3255N-1	3.00 3.00	3.10 3.10	3.20 3.20	3.00 3.00	3.10 3.10	3.20 3.20			
1. DIM 2. ALL	DIME		RE IN	MILLIME	ERS.	NGLE								T3255-4 T3255-5 T3255N-1 T4055-1	3.00 3.00 3.40	3.10 3.10 3.50	3.20 3.20 3.60	3.00 3.00 3.40	3.10 3.10 3.50	3.20 3.20 3.60			
1. DIM 2. ALL 3. N IS	DIME THE	NSIONS A TOTAL NU /IINAL #1 I	RE IN MBER DENTI	MILLIME OF TER FIER AN	TERS. / //INALS D TERM	NGLE	S ARI	E IN DE	GRE	ES.				T3255-4 T3255-5 T3255N-1	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.20 3.20 3.60 3.60	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.20 3.20 3.60 3.60			
1. DIM 2. ALL 3. N IS A THE COI OP	DIME THE TERM NFORM	NSIONS A TOTAL NU MINAL #1 I M TO JESE L, BUT MU	RE IN MBER DENTI 95-1 ST BE	MILLIME OF TER FIER AN SPP-012 LOCATE	TERS. / MINALS D TERM D ETA D WITH	INAL I	S ARI NUMB TERI E ZOI	E IN DE ERING MINAL : NE INDI	GRE CON #1 ID ICAT	ES. IVEN ENTI	FIER /	ARE		T3255-4 T3255-5 T3255N-1 T4055-1	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.20 3.20 3.60 3.60	3.00 3.00 3.40	3.10 3.10 3.50 3.50	3.20 3.20 3.60 3.60			
1. DIM 2. ALL 3. N IS A THE COI OP IDE	DIME THE TERM NFORM TIONA NTIFIE	NSIONS A TOTAL NU MINAL #1 I M TO JESE L, BUT MU ER MAY BE	RE IN MBER DENTI 95-1 ST BE EITH	MILLIME OF TER FIER AN SPP-012 LOCATE ER A MC	TERS. / MINALS D TERM D TERM DETA D WITH D OR	INAL 1 INAL 1 ILS OF IN TH MARKE	S ARI NUMB TERI E ZOI ED FE	E IN DE ERING MINAL : NE INDI EATURE	EGRE CON #1 ID ICAT E.	ES. IVEN ENTII ED. T	FIER / HE TE	ARE ERMIN	AL #1	T3255-4 T3255-5 T3255N-1 T4055-1	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.20 3.20 3.60 3.60	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.20 3.20 3.60 3.60			
1. DIM 2. ALL 3. N IS A THE COI OP IDE	DIME THE TERM NFORM TIONA NTIFIE	NSIONS A TOTAL NU MINAL #1 I M TO JESE L, BUT MU	RE IN MBER DENTI 95-1 ST BE EITH IES TO	MILLIME OF TER FIER AN SPP-012 LOCATE ER A MC D METAL	TERS. / MINALS D TERM DETA D WITH D OR JZED 1	INAL I INAL I ILS OF IN TH MARKE	S ARI NUMB TERI E ZOI ED FE	E IN DE ERING MINAL : NE INDI EATURE	EGRE CON #1 ID ICAT E.	ES. IVEN ENTII ED. T	FIER / HE TE	ARE ERMIN	AL #1	T3255-4 T3255-5 T3255N-1 T4055-1	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.20 3.20 3.60 3.60	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.20 3.20 3.60 3.60			
1. DIM 2. ALL 3. N IS A THE COI OP IDE DIM 0.25	DIME THE TERM NFORI TIONA NTIFIE ENSIO	NSIONS A TOTAL NU MINAL #1 I M TO JESE L, BUT MU R MAY BE DN b APPL	RE IN MBER DENTI 95-1 ST BE EITH IES T(1m FR	MILLIME OF TER FIER AN SPP-012 LOCATE ER A MC O METAL OM TERI	IERS. / MINALS D TERM DETA D WITH D OR IZED 1 INAL 1	INGLE INAL M ILS OF IN TH MARKE ERMIN	S ARI NUMB TERI E ZOM ED FE NAL A	E IN DE ERING MINAL : NE INDI EATURE ND IS N	EGRE FCON #1 ID ICAT E. WEAS	ES. IVEN ENTII ED. T	FIER / HE TE D BET	ARE ERMIN/ WEEN	AL #1	T3255-4 T3255-5 T3255N-1 T4055-1 T4055-2	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.20 3.20 3.60 3.60	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.20 3.20 3.60 3.60			
1. DIM 2. ALL 3. N IS COL OP IDE DIM 0.25	DIME THE TETERI NFORI NTIFIE ENSIG 5 mm A	NSIONS A TOTAL NU MINAL #1 I M TO JESE L, BUT MU ER MAY BE DN b APPL AND 0.30 n	RE IN MBER DENTI 95-1 ST BE E EITH IES T(m FR TO TH	MILLIME OF TER FIER AN SPP-012 LOCATE ER A MC O METAL OM TERI IE NUME	IERS. / MINALS DETA DETA D WITH D OR LIZED 1 NINAL 1 ER OF	ANGLE IINAL MILS OF IIN TH MARKE ERMIN IP. TERMI	S ARI NUMB TERI E ZON ED FE NAL A NALS	E IN DE BERING MINAL ; NE INDI ATURE ND IS M	EGRE #1 ID ICAT E. WEAS	ES. IVEN ENTII ED. T	FIER / HE TE D BET	ARE ERMIN/ WEEN	AL #1	T3255-4 T3255-5 T3255N-1 T4055-1 T4055-2	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.20 3.20 3.60 3.60	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.20 3.20 3.60 3.60			
1. DIM 2. ALL 3. N IS COI IDE IDE DIM 0.25 A ND 7. DEF	. DIME 5 THE E TERI NFORI TIONA NTIFIE 1ENSIC 5 mm <i>A</i> AND N POPUL	NSIONS A TOTAL NU MINAL #1 I M TO JESE L, BUT MU ER MAY BE ON b APPL AND 0.30 n JE REFER	RE IN MBER DENTI 95-1 ST BE EITH IES TO IES TO IN FR TO TH POSS	MILLIME OF TER FIER AN SPP-012 LOCATE ER A MC D METAL OM TERI IE NUME IBLE IN A	IERS. / MINALS D TERM D TERM D WITH D OR IZED 1 INAL 1 ER OF SYMM	INAL I ILS OF IIN TH MARKI ERMIN IP TERMI	S ARI NUMB TERI E ZOP ED FE JAL A NALS AL FA	E IN DE BERING MINAL : NE INDI ATURE ND IS M ON EA SHION	EGRE F CON #1 ID ICAT E. MEAS ACH E	ES. IVEN ENTII ED. T SURE	FIER / HE TE D BET	ARE ERMINA WEEN DE RE:	AL #1 I SPECTI	T3255-4 T3255-5 T3255N-1 T4055-1 T4055-2	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.20 3.20 3.60 3.60	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.20 3.20 3.60 3.60			
1. DIM 2. ALL 3. N IS COP IDE DIM O.24 ND 7. DEF ▲ COI 9. DR	. DIME S THE E TERM NFORI TIONA NTIFIE IENSIO 5 mm <i>A</i> AND N POPUL PLANA	NSIONS A TOTAL NU MINAL #1 I M TO JESE L, BUT MU ER MAY BE DN b APPL ND 0.30 n JE REFER ATION IS	RE IN MBER DENTI 95-1 ST BE E EITH IES TO IM FR TO TH POSS LIES T MS TO	MILLIME OF TER FIER AN SPP-012 LOCATE ER A MC D METAL OM TERI IE NUME IBLE IN A TO THE E	IERS. / MINALS D TERM D TERM D WITH D OR LIZED 1 INAL 1 ER OF SYMM XPOSE	INGLE INAL M ILS OF IN TH MARKE ERMIN IP. TERMI ETRIC. D HEA	S ARI TERI E ZON ED FE VAL A NALS AL FA	E IN DE BERING MINAL : NE INDI ATURE ND IS M ON EA SHION	EGRE CON #1 ID ICAT E. MEAS ACH E I. G AS	ES.	FIER / HE TE D BET D E SII	ARE ERMINA WEEN DE RE: THE TE	AL #1 I SPECTI ^I ERMINAL	T3255-4 T3255-5 T3255N-1 T4055-1 T4055-2	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.20 3.20 3.60 3.60	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.20 3.20 3.60 3.60			
1. DIM 2. ALL 3. N IS ▲ THE COI 0P IDE ▲ DIM 0.22 ▲ ND 7. DEF ▲ COI 9. DR/ 728	DIME THE TERM NFORI NFORI NTIFIE ENSIG 5 mm / AND N POPUL PLANA AWING 55-3 A	NSIONS A TOTAL NU MINAL #1 I M TO JESE L, BUT MU R MAY BE DN b APPL ND 0.30 n IE REFER ATION IS ARITY APP CONFOR	RE IN MBER DENTI 95-1 ST BE EITH IES TO TO TH POSS LIES T MS TO 6.	MILLIME OF TER FIER AN SPP-012 LOCATE ER A MC D METAL OM TERI IE NUME IBLE IN A TO THE E D JEDEC	IERS. / MINALS D TERM DETA D WITH D OR IZED 1 INAL 1 ER OF SYMM XPOSE MO220	INGLE INAL M ILS OF IN TH MARKE ERMIN IP. TERMI ETRIC. D HEA	S ARI TERI E ZON ED FE VAL A NALS AL FA	E IN DE BERING MINAL : NE INDI ATURE ND IS M ON EA SHION	EGRE CON #1 ID ICAT E. MEAS ACH E I. G AS	ES.	FIER / HE TE D BET D E SII	ARE ERMINA WEEN DE RE: THE TE	AL #1 I SPECTI ^I ERMINAL	T3255-4 T3255-5 T3255N-1 T4055-1 T4055-2	3.00 3.40 3.40 *	3.10 3.10 3.50 3.50 *SEE C	3.20 3.20 3.60 3.60	3.00 3.40 3.40 0 DIMEN	3.10 3.50 3.50 SIONS	3.20 3.60 3.60 TABLE			
1. DIM 2. ALL 3. N IS 4. THE CO OP IDE 6. DIM 0.23 6. ND 7. DEF 6. COI 9. DR/ T28 6. VAI	DIME THE TERM NFORI TIONA NTIFIE IENSIC 5 mm / AND N POPUL PLAN/ AWING 555-3 A RPAGE	NSIONS A TOTAL NU MINAL #11 I MI TO JESS L, BUT MU R MAY BE DN b APPL NND 0.30 n IE REFER ATION IS ARITY APP G CONFOR ND T2855	RE IN MBER DENTI 9 95-1 ST BE E EITH IES TO IES TO FO POSS LIES TO MS TO 6. OT E	MILLIME OF TER FIER AN SPP-012 LOCATE ER A MC D METAL OM TERI IE NUME IBLE IN A TO THE E D JEDEC	IERS. / MINALS D TERM DETA D WITH D OR IZED 1 INAL 1 ER OF SYMM XPOSE MO220 10 mm.	INAL I ILS OF IN TH MARKE ERMIN IP. TERMI ETRIC D HEA , EXCE	S ARI TERI E ZOP ED FE VAL A NALS AL FA .T SIN	E IN DE BERING MINAL : NE INDI ATURE ND IS N ON EA ASHION IK SLU(XPOSE	EGRE CON #1 ID ICATI E. MEAS ACH I I. G AS ED PA	ES.	FIER / HE TE D BET D E SII	ARE ERMINA WEEN DE RE: THE TE	AL #1 I SPECTI ^I ERMINAL	T3255-4 T3255-5 T3255N-1 T4055-1 T4055-2	3.00 3.40 3.40 *	3.10 3.10 3.50 3.50 *SEE C	3.20 3.20 3.60 3.60	3.00 3.40 3.40 0 DIMEN	3.10 3.50 3.50 SIONS	3.20 3.60 3.60 TABLE			
1. DIM 2. ALL 3. N IS 4. THE CO OP IDE 6. DIM 0.23 6. ND 7. DEF 6. COI 9. DR T28 6. WAI 11. MAF	DIME THE TERM NFORI TIONA NTIFIE IENSIC 5 mm / AND N POPUL PLAN/ AWING S55-3 A RPAGE RKING	NSIONS A TOTAL NU MINAL #11 M TO JESE L, BUT MU ER MAY BE DN b APPL NND 0.30 M IE REFER ATION IS ARITY APP B CONFOR ND T2855 E SHALL N	RE IN MBER DENTI 95-1 ST BE EITH IES T(10 TH POSS LIES T MS T(-6. OT E) ACKA(MILLIME OF TER FIER AN SPP-012 LOCATE ER A MC D METAL OM TERI HE NUME IBLE IN A TO THE E D JEDEC COTHE E D JEDEC	ITERS. / MINALS D TERN D TERN D WITH D OR IZED 1 10 NR IZED 1 10 NR XPOSE MO220 10 mm. ITATIO	NIGLE	S ARI TERI E ZOI ED FE NAL A NALS AL FA T SIN EPT E	E IN DE BERING MINAL : NE INDI ATURE ND IS M ON EA SHION IK SLUG XPOSE	EGRE CON #1 ID ICATI E. MEAS ACH I I. G AS ED PA	ES.	FIER / HE TE D BET D E SII	ARE ERMINA WEEN DE RE: THE TE	AL #1 I SPECTI ^I ERMINAL	T3255-4 T3255-5 T3255N-1 T4055-1 T4055-2	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50 *SEE C	3.20 3.20 3.60 3.60 0MMOP	3.00 3.40 3.40 JDIMEN	3.10 3.10 3.50 3.50 SIONS	3.20 3.60 3.60 TABLE			
1. DIM 2. ALL 3. N IS 4. THE COL OP IDE M. DIM 0.24 7. DEF M. COL 7. DEF 12. NUM	DIME THE TERM TORI TIONA NTIFIE IENSIC TIONA NTIFIE AND N POPUL PLANA AWING S55-3 A RPAGE RKING MBER	NSIONS A TOTAL NU MINAL #11 M TO JESE L, BUT MU ER MAY BE DN b APPL NND 0.30 M IE REFER ATION IS RITY APP G CONFOR ND T2855 E SHALL N IS FOR P/	RE IN MBER DENTI 95-1 ST BE E EITH IES T(IM FR TO TH POSS LIES 1 MS T(6. OT E) ACKA(SHO)	MILLIME OF TER FIER AN SPP-012 LOCATE ER A MC D METAL OM TER IE NUME IBLE IN A TO THE E D JEDEC CEED 0. GE ORIEI WN ARE	IERS. / MINALS D TERN D TERN D WITH D OR IZED 1 11NAL 1 ER OF SYMM XPOSE MO220 10 mm. 10 mm. ITATIO	INGLE INAL M INAL M IN TH MARKE ERMIN IP. TERMIN ETRIC. D HEA , EXCE	S ARI NUMB E ZOP ED FE NAL A NALS AL FA T SIN EPT E EREN NCE (E IN DE BERING MINAL ; NE IND ATURE ND IS M ON EA ASHION IK SLUC XPOSE ICE ON DNLY.	EGRE #1 ID ICATI E. MEAS ACH I I. G AS ED PA	ES. IVENTII ED. T GUREI D ANE WELL	FIER / HE TE D BET D E SII	ARE ERMINA WEEN DE RES THE TE	AL #1 I SPECTI ERMINAL DR	T3255-4 T3255-5 T3255N-1 T4055-1 T4055-2	3.00 3.00 3.40 3.40 *	3.10 3.10 3.50 3.50 *SEE C	3.20 3.20 3.60 3.60 00MMOP	3.00 3.00 3.40 3.40 JOIMEN	3.10 3.50 3.50 SIONS	3.20 3.20 3.60 3.60 TABLE	, 5x5x0.8		

nation MAX5072

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 ___

is a registered trademark of Maxim Integrated Products, Inc.

_ 27