## 

## **Current-Mode PWM Controllers for Isolated Power Supplies**

### **General Description**

The MAX5021/MAX5022 current-mode PWM controllers contain all the control circuitry required for the design of wide input voltage range isolated power supplies. These devices are well suited for use in universal input (85VAC to 265VAC) off-line or telecom (-36VDC to -72VDC) power supplies.

An undervoltage lockout (UVLO) circuit with large hysteresis coupled with low startup and operating current reduce power dissipation in the startup resistor and allow use of ceramic bypass capacitors. The 262kHz switching frequency is internally trimmed to ±12% accuracy; this allows the optimization of the magnetic and filter components resulting in compact, cost-effective power supplies. The MAX5021 with 50% maximum duty cycle and MAX5022 with 75% maximum duty cycle are recommended for forward converters and flyback converters, respectively. The MAX5021/MAX5022 are available in 6-pin SOT23, 8-pin µMAX, and 8-pin DIP packages and are rated for operation over the -40°C to +85°C temperature range.

## **Applications**

Universal Off-Line Power Supplies Standby Power Supplies Isolated Power Supplies Isolated Telecom Power Supplies Mobile Phone Chargers

#### **Features**


- ♦ Available in a Tiny 6-Pin SOT23 Package
- ♦ 50µA Typical Startup Current
- ♦ 1.2mA Typical Operating Current
- ♦ Large UVLO Hysteresis of 14V
- ♦ Fixed Switching Frequency of 262kHz ±12%
- ♦ 50% Maximum Duty Cycle Limit (MAX5021)
- ♦ 75% Maximum Duty Cycle Limit (MAX5022)
- ♦ 60ns Cycle-by-Cycle Current-Limit Response Time

### **Ordering Information**


PART	MAX DUTY CYCLE	TEMP. RANGE	PIN- PACKAGE	TOP MARK
MAX5021EUT	50%	-40°C to +85°C	6 SOT23-6	AASQ
MAX5021EUA	50%	-40°C to +85°C	8 μΜΑΧ	_
MAX5021EPA	50%	-40°C to +85°C	8 PDIP	_
MAX5022EUT	75%	-40°C to +85°C	6 SOT23-6	AASR
MAX5022EUA	75%	-40°C to +85°C	8 μΜΑΧ	_
MAX5022EPA	75%	-40°C to +85°C	8 PDIP	_

WARNING: The MAX5021/MAX5022 are designed to work with high voltages. Exercise caution!

### **Typical Operating Circuit**



## **Pin Configuration**



MIXIM

Maxim Integrated Products 1

### **ABSOLUTE MAXIMUM RATINGS**

V <sub>IN</sub> to GND	0.3V to +30V
V <sub>CC</sub> to GND	
NDRV to GND	$0.3V$ to $(V_{CC} + 0.3V)$
CS, OPTO to GND	0.3V to +6V
NDRV Short-Circuit to GND	Continuous
Continuous Power Dissipation ( $T_A = +70$	O°C)
6-Pin SOT23 (derate 8.7mW/°C above	+70°C)696mW

8-Pin µMAX (derate 4.5mW/°C above +7	70°C)362mW
8-Pin PDIP (derate 9.1mW/°C above +70	0°C)727mW
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	55°C to +150°C
Lead Temperature (soldering 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

 $(V_{IN} = +11V \text{ to } +28V, V_{CS} = 0, OPTO \text{ is unconnected, } 10nF \text{ bypass capacitors at } V_{IN} \text{ and } V_{CC}, NDRV \text{ unconnected, } T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
UNDERVOLTAGE LOCKOUT/STA	INDERVOLTAGE LOCKOUT/STARTUP						
Undervoltage Lockout Wakeup Level	V <sub>UVR</sub>	V <sub>IN</sub> rising	22	24	26	V	
Undervoltage Lockout Shutdown Level	Vuvf	V <sub>IN</sub> falling	9.3	10	10.9	V	
V <sub>IN</sub> Supply Current at Startup	ISTART	$V_{IN} = +22V$		50	85	μΑ	
V <sub>IN</sub> Range	V <sub>IN</sub>		11		28	V	
Undervoltage Lockout	T <sub>UVR</sub>	V <sub>IN</sub> steps up from +9V to +26V		5			
Propagation Delay	T <sub>UVF</sub>	V <sub>IN</sub> steps down from +26V to +9V		1		μs	
INTERNAL SUPPLY							
V <sub>CC</sub> Regulator Set Point	VCCSP	$V_{IN}$ = +11V to +28V, sourcing 1 $\mu$ A to 5mA from V <sub>CC</sub>	7.0		10.5	V	
V Consider Comment of the Charter		V <sub>IN</sub> = +28V, OPTO connected to GND	0.9		2.43	2.43 mA	
V <sub>IN</sub> Supply Current after Startup	IIN	V <sub>IN</sub> = +28V, OPTO unconnected (Note 2)	0.4				
GATE DRIVER							
Driver Output Impedance	Ron(Low)	Measured at NDRV sinking 5mA		10	20	Ω	
Driver Output impedance	Ron(HIGH)	Measured at NDRV sourcing 5mA		20	40	\$2	
Driver Peak Sink Current	ISINK			250		mA	
Driver Peak Source Current	ISOURCE			150		mA	
PWM COMPARATOR							
Comparator Offset Voltage	VOPWM	Vopto - Vcs	600	750	900	mV	
CS Input Bias Current	ICS		-2		+2	μΑ	
Propagation Delay from Comparator Input to NDRV	T <sub>PWM</sub>	25mV overdrive		60		ns	
Minimum On-Time	T <sub>ON(MIN)</sub>			150		ns	
CURRENT-LIMIT COMPARATOR						•	
Current-Limit Trip Threshold	Vcs		540	600	660	mV	
Current-Limit Propagation Delay from Comparator Input to NDRV	T <sub>CL</sub>	25mV overdrive		60		ns	

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN}$  = +11V to +28V,  $V_{CS}$  = 0, OPTO is unconnected, 10nF bypass capacitors at  $V_{IN}$  and  $V_{CC}$ , NDRV unconnected,  $T_A$  = -40°C to +85°C, unless otherwise noted. Typical values are at  $V_{IN}$  = +12V,  $T_A$  = +25°C, unless otherwise noted.) (Note 1)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
OSCILLATOR						
Switching Frequency	fsw		230	262	290	kHz
Maximum Duty Cycle	Deve	MAX5021		50	51	0/
	D <sub>MAX</sub>	MAX5022		75	76	- %
OPTO INPUT						
OPTO Pullup Voltage	V <sub>OPTO</sub>	OPTO sourcing 10µA			5.5	V
OPTO Pullup Resistance	Ropto		4.5	6.2	7.9	kΩ


Note 1: All devices are 100% tested at  $T_A = +25$ °C. All limits over temperature are guaranteed by characterization.


**Note 2:** This minimum current after startup is a safeguard that prevents the V<sub>IN</sub> pin voltage from rising in the event that OPTO and NDRV become unconnected.

## Typical Operating Characteristics

 $(V_{IN} = 15V, T_A = +25$ °C, unless otherwise noted.)








### Typical Operating Characteristics (continued)

 $(V_{IN} = 15V, T_A = +25^{\circ}C, unless otherwise noted.)$ 



### **Pin Description**

P	IN			
SOT23	PDIP μ <b>MAX</b>	NAME	FUNCTION	
1	8	CS	Current Sense Connection for PWM Regulation and Overcurrent Protection. The current-limit comparator threshold is internally set to 0.6V.	
2	7	GND	Power-Supply Ground	
3	6	NDRV	External N-Channel MOSFET Gate Connection	
4	3	Vcc	Gate Drive Supply. Internally regulated down from $V_{\text{IN}}$ . Decouple with a 10nF or lar capacitor to GND.	
5	2	VIN	IC Supply. Decouple with a 10nF or larger capacitor to GND. Connect a startup res (R <sub>s</sub> ) from the input supply line to V <sub>IN</sub> . Connect to bias winding through diode rectification of the second of the	
6	1	ОРТО	Optocoupler Transistor Collector Connection. Connect emitter of optocoupler to GND. The OPTO has an internal pullup resistor with a typical value of $6.2k\Omega$ .	
_	4, 5	N.C.	No Connection. Do not make connections to these pins.	

### **Detailed Description**

The MAX5021/MAX5022 are current-mode PWM controllers that have been specifically designed for use in isolated power supplies. An undervoltage lockout circuit (UVLO) with a large hysteresis (14V) along with very low startup and operating current result in highefficiency, universal input power supplies. Both devices can be used in power supplies capable of operating from a universal 85VAC to 265VAC line or the telecom voltage range of -36VDC to -72VDC.

Power supplies designed with these devices use a high-value startup resistor, RS, (series combination of R<sub>1</sub> and R<sub>2</sub>) that charges a reservoir capacitor, C2 (see Figure 1). During this initial period while the voltage is less than the UVLO start threshold, the IC typically consumes only  $50\mu A$  of quiescent current. This low startup current and the large UVLO hysteresis combined with the use of a ceramic capacitor C2 keeps the power dissipation in Rs to less than 1/4W even at the high end of the universal AC input voltage (265VAC).

The MAX5021/MAX5022 include a cycle-by-cycle current limit which turns off the gate drive to the external MOSFET during an overcurrent condition. If the output on the secondary side of transformer T1 is shorted, the tertiary winding voltage will drop below the 10V threshold causing the UVLO circuit to turn off the gate drive to the external power MOSFET, thus re-initiating the startup sequence.

### Startup

Figure 2 shows the voltages on VIN and VCC during startup. Initially, both VIN and VCC are OV. After the line voltage is applied, C2 charges through the startup resistor, Rs, to an intermediate voltage at which point the internal reference and regulator begin charging C3 (see Figure 1). The bias current consumed by the device during this period is only 50µA; the remaining input current charges C2 and C3. Charging of C3 stops when the VCC voltage reaches approximately 9.5V, while the voltage across C2 continues rising until it reaches the wakeup level of 24V. Once VIN exceeds the UVLO threshold, NDRV begins switching the MOSFET, transferring energy to the secondary and tertiary outputs. If the voltage on the tertiary output builds to higher than 10V (UVLO lower threshold), then startup has been accomplished and sustained operation will commence.

If  $V_{\rm IN}$  drops below 10V before startup is complete, then the IC goes back into UVLO. In this case, increase the value of C2 and/or use a MOSFET with a lower gate-charge requirement.

#### **Startup Time Considerations**

The V<sub>IN</sub> bypass capacitor C2 supplies current immediately after wakeup. The size of C2 will determine the number of cycles available for startup. Large values for C2 will increase the startup time, but will also supply more gate charge, allowing for more cycles after wakeup. If the value of C2 is too small, V<sub>IN</sub> will drop below 10V because




Figure 1. Universal 5W Off-Line Standby Power Supply

NDRV did not switch enough times to build up sufficient voltage across the tertiary output to power the device. The device will go back into UVLO and will not start. Use a low-leakage ceramic or film capacitor for C2 and C3.

As a rule of thumb, off-line power supplies keep typical startup times to less than 500ms even in low-line conditions (85VAC input). Size the startup resistor, Rs, to supply the maximum startup bias of the IC (85µA) plus the additional current required for charging the capacitors C2 and C3 in less than 500ms. This resistor dissipates continuous power in normal operation, despite the fact that it is only used during the startup sequence. Therefore it must be chosen to provide enough current for the low-line condition as well as have an appropriate power rating for the high-line condition (265VAC). In most cases, split the value into two resistors connected in series for the required voltage of approximately 400VDC.

The typical value for C2 and C3 is 220nF. The startup resistor, Rs, provides both the maximum quiescent current of  $85\mu A$  and the charging current for C2 and C3. Bypass capacitor C3 charges to 9.5V and C2 charges




Figure 2. VIN and VCC During Startup

to 24V all within the desired time period of 500ms, for an overall average charging current of 15µA. Hence, the startup resistor must provide a total of at least 100µA. Developing 100µA from an input voltage of

85VAC (corresponding to 120VDC) to the 24V wakeup level results in a resistor value of about 1M $\Omega$ . If we assume Rs values between 750k $\Omega$  and 1M $\Omega$ , then at the high-line voltage of 265VAC (corresponding to 374VDC) power dissipation will be between 140mW to 190mW. A single 1/4W resistor or a series combination of two 1/4W resistors is adequate.

### **Undervoltage Lockout (UVLO)**

The device will attempt to start when V<sub>IN</sub> exceeds the UVLO threshold of 24V. During startup, the UVLO circuit keeps the CPWM comparator, ILIM comparator, oscillator, and output driver shut down to reduce current consumption (*Functional Diagram*). Once V<sub>IN</sub> reaches 24V, the UVLO circuit turns on both the CPWM and ILIM comparators, as well as the oscillator, and allows the output driver to switch. If V<sub>IN</sub> drops below 10V, the UVLO circuit will shut down the CPWM comparator, ILIM comparator, oscillator, and output driver returning the MAX5021/MAX5022 to the startup mode.

#### **N-Channel MOSFET Switch Driver**

The NDRV pin drives an external N-channel MOSFET. The NDRV output is supplied by the internal regulator (V<sub>CC</sub>), which is internally set to approximately 9V. For the universal input voltage range, the MOSFET used must be able to withstand the DC level of the high-line input voltage plus the reflected voltage at the primary of the transformer. For most applications that use the discontinuous flyback topology, this requires a MOSFET rated at 600V. NDRV can source/sink 150mA/250mA peak current, thus select a MOSFET that will yield acceptable conduction and switching losses.

#### **Internal Oscillator**

The internal oscillator switches at 1.048MHz and is divided down to 262kHz by two D flip-flops. The MAX5021 inverts the Q output of the last D flip-flop to provide a duty cycle of 50% (Figure 3). The MAX5022 performs a logic NAND operation on the Q outputs of both D flip-flops to provide a duty cycle of 75%.




Figure 3. Internal Oscillator

### **Optocoupler Feedback**

The MAX5021/MAX5022 do not include an internal error amplifier and are recommended for use in optocoupler feedback power supplies. Isolated voltage feedback is achieved by using an optocoupler and a shunt regulator as shown in the *Typical Operating Circuit*. The output voltage set point accuracy is a function of the accuracy of the shunt regulator and resistor divider.

When a TLV431 shunt regulator is used for output voltage regulation, the output voltage is set by the ratio of R4 and R5 (Figure 1). Output voltage is given by the following equation:

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R4}{R5}\right)$$

where  $V_{REF} = 1.24V$  for the TLV431.

During normal operation, the optocoupler feedback pin (OPTO) is pulled up through a  $6.2k\Omega$  resistor to the internal supply voltage of 5.25V. When the device is in UVLO, OPTO is disconnected from the 5.25V regulator and connected to ground (Functional Diagram). This helps initial startup by reducing the current consumption of the device.

### **Current Limit**

The current limit is set by a current sense resistor, RCS, connected between the source of the MOSFET and ground. The CS input has a voltage trip level (VCS) of 600mV. Use the following equation to calculate the value of RCS:

$$R_{CS} = \frac{V_{CS}}{I_{PRI}}$$

where IPRI is the peak current in the primary that flows through the MOSFET. When the voltage produced by this current through the current sense resistor exceeds the current-limit comparator threshold, the MOSFET driver (NDRV) will quickly terminate the current ON-cycle, typically within 60ns. In most cases a small RC filter will be required to filter out the leading-edge spike on the sense waveform. Set the corner frequency at a few MHz.

## **Applications Information**

#### **Universal Off-Line Power Supply**

Figure 1 shows the design of a 5V/1A isolated power supply capable of operating from a line voltage of 85VAC to 265VAC. This circuit is implemented in the MAX5022EVKIT.




Figure 4. -48VDC Input to +5V Output

WARNING! DANGEROUS AND LETHAL VOLTAGES ARE PRESENT IN OFF-LINE CIRCUITS! USE EXTREME CAUTION IN THE CONSTRUCTION, TESTING, AND USE OF OFF-LINE CIRCUITS.

#### **Isolated Telecom Power Supply**

Figure 4 shows a -48VDC telecom power supply capable of generating an isolated +5V output.

#### **Layout Recommendations**

All printed circuit board traces carrying switching currents must be kept as short as possible, and the current loops they form must be minimized. The pins of the SOT23 package have been placed to allow simple interfacing to the external MOSFET. The order of these pins directly corresponds to the order of a TO-220 or similar package MOSFET.

For universal AC input design all applicable safety regulations must be followed. Off-line power supplies may require UL, VDE, and other similar agency approvals. These agencies can be contacted for the latest layout and component rules.


Typically there are two sources of noise emission in a switching power supply: high di/dt loops and high dv/dt surfaces. For example, traces that carry the drain current often form high di/dt loops. Similarly the heatsink of the MOSFET presents a dv/dt source, thus the surface area of the heatsink must be minimized as much as possible.

To achieve best performance, a star ground connection is recommended to avoid ground loops. For example, the ground returns for the power-line input filter, power MOSFET switch, and sense resistor should be routed separately through wide copper traces to meet at a single system ground connection.


**Chip Information** 

TRANSISTOR COUNT: 519
PROCESS: BICMOS

## **Functional Diagram**



## **Package Information**




- NOTES:
  1. D&E DO NOT INCLUDE MOLD FLASH.
  2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED 0.15MM (.006").
  3. CONTROLLING DIMENSION: MILLIMETERS.
  4. MEETS JEDEC MO-187C-AA.

W SEMCONDUCTOR /VI/X I/VI PACKAGE OUTLINE, 8L uMAX/uSOP REV. 21-0036

MIXIM

### **Package Information (continued)**



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.