

SCOPE: CMOS, 12-BIT, SERIAL-INPUT MULTIPLYING DAC

<u>Device Type</u>	<u>Generic Number</u>
01	MAX543AM(x)/883B
02	MAX543BM(x)/883B

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

<u>Outline Letter</u>	<u>Mil-Std-1835</u>	<u>Case Outline</u>	<u>Package Code</u>
MAXIN SMD			
JA P	GDIP1-T8 or CDIP2-T8	8 LEAD CERDIP	J8
LP 2	CQCC1-N20	20 LEADLESS CHIP CARRIER	L20

Absolute Maximum Ratings:

V _{DD} to GND	+17V
VREF to GND	±25V
VRFB to GND	±25V
Digital Input Voltage to GND	-0.3V, (V _{DD} +0.3V)
V _{IOUT} to GND	-0.3V, (V _{DD} +0.3V)
Lead Temperature (soldering, 10 seconds)	+300°C
Storage Temperature	-65°C to +150°C
Continuous Power Dissipation	T _A =+70°C
8 pin CERDIP(derate 8.0mW/°C above +70°C)	640mW
20 pin LCC(derate 9.1mW/°C above +70°C)	727mW
Junction Temperature T _J	+150°C
Thermal Resistance, Junction to Case, Θ _{JC}	
8 pin CERDIP.....	55°C/W
20 pin LCC	20°C/W
Thermal Resistance, Junction to Ambient, Θ _{JA} :	
8 pin CERDIP.....	125°C/W
20 pin LCC	110°C/W

Recommended Operating Conditions

Ambient Operating Range (T _A)	-55°C to +125°C
---	-----------------

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TABLE 1. ELECTRICAL TESTS:

TEST	Symbol	CONDITIONS		Group A Subgroup	Device type	Limits Min	Limits Max	Units
		-55 °C ≤ T _A ≤ +125 °C	1/ Unless otherwise specified					
STATIC PERFORMANCE								
Resolution	N		2/	1,2,3	All	12.0		Bits
Integral nonlinearity	INL			1,2,3	01 02	-0.5 -1.0	+0.5 +1.0	LSB
Differential Nonlinearity	DNL	Guaranteed monotonic		1,2,3	01 02	-0.5 -1.0	+0.5 +1.0	LSB
Gain Error	FSE	Use internal R _{FB}		1 1 2,3	01 02 All		±1.0 ±2.0 ±2.0	LSB
Gain Tempco NOTE 2	TCFS	Use internal R _{FB}			All		±5.0	ppm/°C
DC Supply Rejection	PSR	ΔV _{DD} = ±5%		1,2,3	All		±0.001	%/%
DYNAMIC PERFORMANCE								
Current Settling Time	t _s	NOTE 2, NOTE 3		9	All		1	μs
Digital-to-Analog Glitch	Q	NOTE 2, NOTE 4		4	All		20	nV-s
AC Feedthrough at I _{OUT}	FTE	NOTE 5		4	All		1	mVp-p
Output Noise-Voltage Density	en	NOTE 6		4	All		15	nV/√Hz
REFERENCE INPUT								
Input Resistance	RREF			1,2,3	All	7	15	kΩ
ANALOG INPUT								
I _{OUT} Leakage Current	I _{LKG}	DAC register all 0s		1 2,3	All		±5 ±100	nA
Output Capacitance	C _{OUT}	DAC register all 0s		4	All		80	pF
		DAC register all 1s				110		
DIGITAL INPUTS								
Input High Voltage	V _{IH}	V _{DD} = 5V V _{DD} = 15V		1,2,3	All	2.4 13.5		V
Input Low Voltage	V _{IL}	V _{DD} = 5V V _{DD} = 15V		1,2,3	All		0.8 1.5	V
Input Leakage Current	I _{IN}	Digital inputs = 0V or V _{DD}		1,2,3	All		±1.0	μA
Input Capacitance	C _{IN}	Digital inputs = 0V or V _{DD}		4	All		8.0	pF
POWER REQUIREMENTS								
Positive Supply Range	V _{DD}	V _{DD} = 5V V _{DD} = 15V		1,2,3	All	4.75 14.25	5.25 15.75	V
Negative Supply Range	I _{DD}	All digital inputs = V _{IL} or V _{IH} All digital inputs = 0V or V _{DD}		1,2,3	All		500 100	μA

TEST	Symbol	CONDITIONS	Group A Subgroup	Device type	Limits Min	Limits Max	Units
		-55 °C ≤ T _A ≤ +125°C 1/ Unless otherwise specified					
SWITCHING CHARACTERISTICS		NOTES 5, 6					
CLK Pulse Width High	t _{CH}		9	All	90		ns
CLK Pulse Width Low	t _{CL}		9	All	120		ns
SRI Data to CLK Setup	t _{DS}		9	All	40		ns
SRI Data to CLK Hold	t _{DH}		9	All	80		ns
LOAD Pulse Width	t _{LD}		9	All	120		ns
LSB CLK to LOAD	t _{SL}		9	All	0		ns
LOAD High to CLK	t _{LC}		9	All	0		ns

NOTE 1: V_{DD}=+5V or +15V, VREF=+10V, I_{OUT}=GND=0V, unless otherwise noted.

NOTE 2: Characteristics supplied for use as a guaranteed design limit, but not production tested.

NOTE 3: Settling time to 1/2 LSB. I_{OUT} load is 100Ω | | 13pF. DAC register alternately loaded with all 1s and all 0s.

NOTE 4: VREF=0V. I_{OUT} load is 100Ω | | 13pF. DAC register alternately loaded with all 1s and all 0s.

NOTE 5: VREF=±10Vp-p at 10kHz. DAC register loaded with all 0s.

NOTE 6: 10Hz to 100kHz. Measured between R_{FB} and I_{OUT}

NOTE 7: Guaranteed by PSR testing.

	Package	ORDERING INFORMATION:	SMD NUMBER
01	8 pin CERDIP	MAX543AMJA/883B	5962-9234501MPA
01	20 pin LCC	MAX543AMLPL/883B	5962-9234501M2C
02	8 pin CERDIP	MAX543BMJA/883B	5962-9234502MPA
02	20 pin LCC	MAX543BMLPL/883B	5962-9234502M2C

TERMINAL CONNECTIONS:

PIN	J8	L20	PIN	L20
1	VREF	NC	11	NC
2	RFB	NC	12	NC
3	I _{OUT}	VREF	13	NC
4	GND	RFB	14	LOAD
5	LOAD	I _{OUT}	15	SRI
6	SRI	GND	16	CLK
7	CLK	NC	17	V _{DD}
8	V _{DD}	NC	18	NC
9		GND	19	NC
10		NC	20	NC

QUALITY ASSURANCE

Sampling and inspection procedures shall be in accordance with MIL-Prf-38535, Appendix A as specified in Mil-Std-883.

Screening shall be in accordance with Method 5004 of Mil-Std-883. Burn-in test Method 1015:

1. Test Condition, A, B, C, or D.
2. TA = +125°C minimum.
3. Interim and final electrical test requirements shall be specified in Table 2.

Quality conformance inspection shall be in accordance with Method 5005 of Mil-Std-883, including Groups A, B, C, and D inspection.

Group A inspection:

1. Tests as specified in Table 2.
2. Selected subgroups in Table 1, Method 5005 of Mil-Std-883 shall be omitted.

Group C and D inspections:

- a. End-point electrical parameters shall be specified in Table 1.
- b. Steady-state life test, Method 1005 of Mil-Std-883:
 1. Test condition A, B, C, D.
 2. TA = +125°C, minimum.
 3. Test duration, 1000 hours, except as permitted by Method 1005 of Mil-Std-883.

TABLE 2. ELECTRICAL TEST REQUIREMENTS

Mil-Std-883 Test Requirements	Subgroups per Method 5005, Table 1
Interim Electric Parameters Method 5004	1
Final Electrical Parameters Method 5005	1*, 2, 3, 4**, 9
Group A Test Requirements Method 5005	1, 2, 3, 4**, 9
Group C and D End-Point Electrical Parameters Method 5005	1

* PDA applies to Subgroup 1 only.

** Subgroup 4 is guaranteed by design where noted. Capacitance tests are tested only at initial qualification and at redesign. Sample size will be 116 units.