

**SCOPE: CMOS DUAL 12-BIT DOUBLE-BUFFERED  $\mu$ P-COMPATIBLE DAC**

<u>Device Type</u>	<u>Generic Number</u>
01	MX7549S(x)/883B
02	MX7549T(x)/883B

**Case Outline(s).** The case outlines shall be designated in Mil-Std-1835 and as follows:

<u>Outline Letter</u>	<u>Mil-Std-1835</u>	<u>Case Outline</u>	<u>Package Code</u>
Q	GDIP1-T20 or CDIP2-T20	20 LEAD CERDIP	J20
E	CQCC1-N20	20-Pin Ceramic LCC	L20

**Absolute Maximum Ratings**

$V_{DD}$ to DGND .....	-0.3V, +17V
VREFA, VREFB to AGND .....	$\pm 25$ V
$V_{RFB A}$ , $V_{RFB B}$ to AGND .....	$\pm 25$ V
Digital Input Voltage to DGND .....	-0.3V, ( $V_{DD}+0.3$ V)
IOUTA, IOUTB Voltage to DGND .....	-0.3V, ( $V_{DD}+0.3$ V)
AGND to DGND .....	-0.3V, ( $V_{DD}+0.3$ V)
Lead Temperature (soldering, 10 seconds) .....	+300°C
Storage Temperature .....	-65°C to +150°C
Continuous Power Dissipation .....	$T_A=+70^\circ\text{C}$
20 lead CERDIP(derate 11.1mW/°C above +70°C) .....	889mW
20-Pin LCC (derate 9.1mW/°C above +70°C) .....	727mW
Junction Temperature $T_j$ .....	+150°C
Thermal Resistance, Junction to Case, $\theta_{JC}$ :	
Case Outline 20 lead CERDIP.....	40°C/W
Case Outline 20-Pin LCC .....	20°C/W
Thermal Resistance, Junction to Ambient, $\theta_{JA}$ :	
Case Outline 20 lead CERDIP.....	90°C/W
Case Outline 20-Pin LCC .....	110°C/W

**Recommended Operating Conditions.**

Ambient Operating Range ( $T_A$ ) .....	-55°C to +125°C
Positive Supply Voltage ( $V_{DD}$ ) .....	+10.8V dc to +15.75V dc

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**TABLE 1. ELECTRICAL TESTS**

TEST	Symbol	CONDITIONS	Group A Subgroup	Device type	Limits Min	Limits Max	Units
		-55 °C <=T <sub>A</sub> <= +125°C <u>1/</u> Unless otherwise specified					
<b>SWITCH</b>							
Resolution	N		1,2,3	All	12		Bits
Integral Nonlinearity	INL		1,2,3	01 02	-1.0 -0.5	+1.0 +0.5	LSB
Differential Nonlinearity	DNL	Guaranteed monotonic	1,2,3	All		±1.0	LSB
Gain Error	FSE		1,2,3	01 02		±6.0 ±3.0	LSB
Gain Tempco ΔGain/ΔTemp.	TCFS	<u>2/</u>	4	All		±5.0	ppm/°C
IOUTA, IOUTB Leakage Current	I <sub>LKG</sub>	DAC Register loaded with all 0s	1 2,3	All		±20 ±250	nA
Reference Input Resistance	RREF		1,2,3	All	7	18	kΩ
VREFA, VREFB Input Resistance Match	ΔR <sub>REF</sub>		1,2,3	01 02		±3.0 ±2.0	%
<b>DYNAMIC PERFORMANCE <u>3/</u></b>							
Output-Current Settling Time <u>4/</u>	t <sub>S</sub>		9,10,11	All		1.5	μs
AC Feedthrough VREF to IOUT_ <u>5/</u>			4 5,6	All		-70 -65	dB
Output Capacitance	C <sub>OUT</sub>	DAC_ loaded with all 0's DAC_ loaded with all 1's	4,5,6	All		80 160	pF
<b>DIGITAL INPUT</b>							
Input Current	I <sub>IN</sub>	V <sub>IN</sub> = V <sub>DD</sub>	1 2,3	All		±1 ±10	μA
Input Low Voltage	V <sub>IL</sub>		1,2,3	All		0.8	V
Input High Voltage	V <sub>IH</sub>		1,2,3	All	2.4		V
Output Capacitance	C <sub>IN</sub>	<u>3/</u>	4,5,6	All		7.0	pF
<b>SUPPLY</b>							
Power Supply	I <sub>DD</sub>	All digital inputs at V <sub>IH</sub>	1,2,3	All		3.0	mA
Power-Supply Rejection	ΔGain/Δ V <sub>DD</sub>	V <sub>DD</sub> =10.8V to 15.75V	4,5,6	All		±.002	%/%
<b>TIMING</b>							
Address Valid to Write Setup Time	t <sub>1</sub>		9 10,11	All	50 90		ns
Address Valid to Write Hold Time	t <sub>2</sub>		9,10,11	All	0		ns
Data Setup Time	t <sub>3</sub>		9 10,11	All	70 120		ns
Data Hold Time	t <sub>4</sub>		9,10,11	All	0		ns
Chip Select or Up- date to Write Setup	t <sub>5</sub>		9,10,11	All	0		ns
Chip Select or Up- date to Write Hold	t <sub>6</sub>		9,10,11	All	0		ns
Write Pulse Width	t <sub>7</sub>		9 10,11	All	50 90		ns
Clear Pulse Width	t <sub>8</sub>		9 10,11	All	75 90		ns

NOTE 1:  $V_{DD}=+15V\pm 5\%$ ,  $V_{REFA}=V_{REFB}=+10V$ ,  $I_{OUTA}=I_{OUTB}=AGND=DGND=0V$ .

At  $V_{DD}=+5V$ , the device is functional with degraded performance. Performance at power-supply tolerance limits is guaranteed by Power-Supply Rejection test.

NOTE 2: Guaranteed by design.

NOTE 3: If not tested, shall be guaranteed to the limits in Table 1.

NOTE 4:  $I_{OUT\ LOAD}=100\Omega$ ,  $C_{EXT}=13pF$ . DAC output measured from falling edge of WR. Measured to 0.01% of full-scale range.

NOTE 5:  $V_{REF\_}=20Vp-p$  10kHz sine wave. DAC register is loaded with all zeros.

NOTE 6: Measured with  $V_{REFA}=V_{REFB}=0V$ .  $I_{OUTA}$ ,  $I_{OUTB}$  load= $100\Omega$ ,  $C_{EXT}=13pF$ . DAC registers alternately loaded with all 0's and 1's.

### TRUTH TABLE

### TERMINAL CONNECTIONS:

CLR	$\overline{UPD}$	$\overline{CS}$	$\overline{WR}$	A2	A1	A0	FUNCTION	Lead #	J20/L20
0	X	X	1	X	X	X	No data transfer.		
0	1	1	X	X	X	X	No data transfer.	1	D3
1	X	X	X	X	X	X	All registers cleared.	2	D2
0	1	0	$\overline{\square}$	0	0	0	DAC A low-nibble register loaded from data bus.	3	D1
0	1	0	$\overline{\square}$	0	0	1	DAC A mid-nibble register loaded from data bus.	4	D0
0	1	0	$\overline{\square}$	0	1	0	DAC A high-nibble register loaded from data bus.	5	$\overline{UPD}$
0	1	0	$\overline{\square}$	0	1	1	DAC A register loaded from nibble registers.	6	A2
0	1	0	$\overline{\square}$	1	0	0	DAC B low-register loaded from data bus.	7	A1
0	1	0	$\overline{\square}$	1	0	1	DAC B mid-nibble loaded from data bus.	8	A0
0	1	0	$\overline{\square}$	1	1	0	DAC B high-register loaded from data bus.	9	$\overline{CS}$
0	1	0	$\overline{\square}$	1	1	1	DAC B register loaded from nibble registers.	10	$\overline{WR}$
0	0	1	$\overline{\square}$	X	X	X	DAC A and DAC B registers updated simultaneously	11	CLR
								12	DGND
						<b>Pkg.</b>	<b>ORDERING INFORMATION:</b>	13	$V_{REFB}$
					01	J20	MX7549SQ/883B	14	$R_{FBB}$
					01	L20	MX7549SE/883B	15	$I_{OUTB}$
					02	J20	MX7549TQ/883B	16	AGND
					02	L20	MX7549TE/883B	17	$I_{OUTA}$
								18	$R_{FBA}$
								19	$V_{REFA}$
								20	$V_{DD}$

## QUALITY ASSURANCE

Sampling and inspection procedures shall be in accordance with MIL-Prf-38535, Appendix A as specified in Mil-Std-883.

Screening shall be in accordance with Method 5004 of Mil-Std-883. Burn-in test Method 1015:

1. Test Condition, A, B, C, or D.
2. TA = +125°C minimum.
3. Interim and final electrical test requirements shall be specified in Table 2.

Quality conformance inspection shall be in accordance with Method 5005 of Mil-Std-883, including Groups A, B, C, and D inspection.

Group A inspection:

1. Tests as specified in Table 2.
2. Selected subgroups in Table 1, Method 5005 of Mil-Std-883 shall be omitted.

Group C and D inspections:

- a. End-point electrical parameters shall be specified in Table 1.
- b. Steady-state life test, Method 1005 of Mil-Std-883:
  1. Test condition A, B, C, D.
  2. TA = +125°C, minimum.
  3. Test duration, 1000 hours, except as permitted by Method 1005 of Mil-Std-883.

**TABLE 2. ELECTRICAL TEST REQUIREMENTS**

Mil-Std-883 Test Requirements	Subgroups per Method 5005, Table 1
Interim Electric Parameters Method 5004	1
Final Electrical Parameters Method 5005	1*, 2, 3, 9, 10, 11
Group A Test Requirements Method 5005	1, 2, 3, 4, 5, 6, 9, 10, 11
Group C and D End-Point Electrical Parameters Method 5005	1

\* PDA applies to Subgroup 1 only.

\*\* Subgroups 10 and 11, if not tested shall be guaranteed to the limits of Table 1.