

**SCOPE: CMOS DUAL 8-BIT BUFFERED MULTIPLYING D/A CONVERTER**

<u>Device Type</u>	<u>Generic Number</u>
01	MX7628T(x)/883B

**Case Outline(s).** The case outlines shall be designated in Mil-Std-1835 and as follows:

<u>Outline Letter</u>	<u>Mil-Std-1835</u>	<u>Case Outline</u>	<u>Package Code</u>
Q	GDIP1-T20 or CDIP2-T20	20 LEAD CERDIP	J20
E	CQCC1-N20	20-Pin Ceramic LCC	L20

**Absolute Maximum Ratings**

V <sub>DD</sub> to AGND .....	0V, +17V
V <sub>DD</sub> to DGND .....	0V, +17V
AGND to DGND .....	V <sub>DD</sub>
DGND to AGND .....	V <sub>DD</sub>
Digital Input Voltage to DGND .....	-0.3V, V <sub>DD</sub>
IOUTA, IOUTB Voltage to DGND .....	-0.3V, V <sub>DD</sub>
VREFA, VREFB to AGND .....	±25V
<hr/>	
VREFA, VREFB to AGND .....	±25V

Lead Temperature (soldering, 10 seconds) .....	+300°C
Storage Temperature .....	-65°C to +150°C

Continuous Power Dissipation .....	T <sub>A</sub> =+70°C
20 lead CERDIP(derate 11.1mW/°C above +70°C) .....	889mW
20-Pin LCC (derate 9.1mW/°C above +70°C) .....	727mW
Junction Temperature T <sub>J</sub> .....	+150°C
Thermal Resistance, Junction to Case, $\theta_{JC}$ :	
Case Outline 20 lead CERDIP.....	40°C/W
Case Outline 20-Pin LCC .....	20°C/W
Thermal Resistance, Junction to Ambient, $\theta_{JA}$ :	
Case Outline 20 lead CERDIP.....	90°C/W
Case Outline 20-Pin LCC .....	110°C/W

**Recommended Operating Conditions.**

Ambient Operating Range (T <sub>A</sub> ) .....	-55°C to +125°C
---	-----------------

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**TABLE 1. ELECTRICAL TESTS**

TEST	Symbol	CONDITIONS	Group A Subgroup	Device type	Limits Min	Limits Max	Units
		-55 °C ≤ T <sub>A</sub> ≤ +125 °C 1/ Unless otherwise specified					
<b>DC ACCURACY</b>							
Resolution	N		1,2,3	All	8		Bits
Integral Nonlinearity	INL		1,2,3	01		±0.5	LSB
Differential Nonlinearity	DNL	Guaranteed monotonic	1,2,3	All		±1.0	LSB
Gain Error	FSE	Measured using RFBA, RFBB, DAC registers loaded with all 1's.	1 2,3	All		±2.0 ±3.0	LSB
Gain Tempco ΔGain/ΔTemp.	TCFS	2/	4	All		±35	ppm/°C
Supply Rejection	PSR	ΔV <sub>DD</sub> =±5%, NOTE 3	1 2,3	All		±0.01 ±0.02	%FSR/%
I <sub>OUTA</sub> , I <sub>OUTB</sub> Leakage Current	I <sub>LKG</sub>	DAC Register loaded with all 0s	1 2,3	All		±50 ±200	nA
<b>REFERENCE INPUT</b>							
VREFA, VREFB Input Resistance	RREF		1,2,3	All	8	15	kΩ
VREFA, VREFB Input Resistance Match	ΔR <sub>REF</sub>		1,2,3	All		±1.0	%
<b>DYNAMIC PERFORMANCE</b>							
Output-Current Settling Time NOTE 3	t <sub>s</sub>	To 0.5LSB, I <sub>OUT</sub> Load is 100Ω    13pF, D0-D7=0V to 5V to 0V,	9	All		350	ns
		OUTA=OUTB, WR=CS=0V	10,11			400	
AC Feedthrough VREFA to I <sub>OUTA</sub> NOTE 3	FTE	DAC registers loaded with all 0s. VREFA=20Vp-p, 10kHz sine wave, VREFB=0V.	4	All		-70	dB
AC Feedthrough VREFB to I <sub>OUTB</sub> NOTE 3	FTE	DAC registers loaded with all 0s. VREFB=20Vp-p, 10kHz sine wave, VREFA=0V.	4	All		-70	dB
Output Capacitance	C <sub>OUT</sub>	DACA, DACB loaded with all 0's DACA, DACB leaded with all 1's	4	All		25 60	pF
<b>DIGITAL INPUT</b>							
Input Current (I <sub>OUTA</sub> , I <sub>OUTB</sub> )	I <sub>IN</sub>	V <sub>IN</sub> =0V or V <sub>DD</sub>	1 2,3	All		±1 ±10	μA
Input Low Voltage	V <sub>IL</sub>		1,2,3	All		0.8	V
Input High Voltage	V <sub>IH</sub>		1,2,3	All	2.4		V
Input Capacitance	C <sub>IN</sub>	D0-D7	4	All		10	pF
		WR, CS, DAC A/DAC B				15	
<b>SUPPLY</b>							
Power Supply	I <sub>DD</sub>	Digital inputs at V <sub>IH</sub> or V <sub>IL</sub>	1 2,3	All		2.0 2.5	mA
		Digital inputs at 0V or V <sub>DD</sub>	1 2,3			0.1 0.5	

TEST	Symbol	CONDITIONS	Group A Subgroup	Device type	Limits Min	Limits Max	Units
		-55 °C ≤ T <sub>A</sub> ≤ +125 °C <u>1</u> / Unless otherwise specified					
<b>SWITCHING CHARACTERISTICS</b>							
Chip Select to Write- Setup Time	t <sub>CS</sub>		9 10,11	All	160 210		ns
Chip Select to Write- Hold Time	t <sub>CH</sub>		9,10,11	All	10		ns
DAC Select to Write-Setup Time	t <sub>AS</sub>		9 10,11	All	160 210		ns
DAC Select to Write-Hold Time	t <sub>AH</sub>		9,10,11	All	10		ns
Write Pulse Width	t <sub>WR</sub>		9 10,11	All	150 210		ns
Data-Setup Time	t <sub>DS</sub>		9 10,11	All	160 210		ns
Data-Hold Time	t <sub>DH</sub>		9,10,11	All	10		ns

NOTE 1: V<sub>DD</sub>=10.8V or 15.75V, VREF =+10V, VOUTA=VOUTB. Specifications apply to both DACs unless otherwise specified.

NOTE 2: Guaranteed but not production tested.

NOTE 3: Included for design guidance, not subject to test.

#### TERMINAL CONNECTIONS:

PIN	J20/ L20
1	AGND
2	OUTA
3	RFBA
4	VREFA
5	DGND
6	_____ DAC A/DAC B
7	D7(MSB)
8	D6
9	D5
10	D4
11	D3
12	D2
13	D1
14	D0(LSB)
15	_____ CS
16	_____ WR
17	V <sub>DD</sub>
18	VREFB
19	RFBB
20	OUTB

## QUALITY ASSURANCE

Sampling and inspection procedures shall be in accordance with MIL-Prf-38535, Appendix A as specified in Mil-Std-883.

Screening shall be in accordance with Method 5004 of Mil-Std-883. Burn-in test Method 1015:

1. Test Condition, A, B, C, or D.
2. TA = +125°C minimum.
3. Interim and final electrical test requirements shall be specified in Table 2.

Quality conformance inspection shall be in accordance with Method 5005 of Mil-Std-883, including Groups A, B, C, and D inspection.

Group A inspection:

1. Tests as specified in Table 2.
2. Selected subgroups in Table 1, Method 5005 of Mil-Std-883 shall be omitted.

Group C and D inspections:

- a. End-point electrical parameters shall be specified in Table 1.
- b. Steady-state life test, Method 1005 of Mil-Std-883:
  1. Test condition A, B, C, D.
  2. TA = +125°C, minimum.
  3. Test duration, 1000 hours, except as permitted by Method 1005 of Mil-Std-883.

**TABLE 2. ELECTRICAL TEST REQUIREMENTS**

Mil-Std-883 Test Requirements	Subgroups per Method 5005, Table 1
Interim Electric Parameters Method 5004	1
Final Electrical Parameters Method 5005	1*, 2, 3, 9
Group A Test Requirements Method 5005	1, 2, 3, 4**, 9, 10, 11***
Group C and D End-Point Electrical Parameters Method 5005	1

\* PDA applies to Subgroup 1 only.

\*\* Subgroup 4, capacitance tests shall be tested at initial qualification and upon redesign.  
Sample size will be 116 units.

\*\* Subgroups 10 and 11, if not tested, shall be guaranteed to the limits of Table 1.