

**SCOPE: CMOS HIGHSPEED 8-BIT A/D CONVERTER WITH TRACK AND HOLD**

<u>Device Type</u>	<u>Generic Number</u>
01	MX7824T(x)/883B
02	MX7824U(x)/883B

**Case Outline(s).** The case outlines shall be designated in Mil-Std-1835 and as follows:

<u>Outline Letter</u>	<u>Mil-Std-1835</u>	<u>Case Outline</u>	<u>Package Code</u>
MAXIM SMD Q	L GDIP1-T24 or CDIP2-T24	24 LEAD CERDIP	J24

**Absolute Maximum Ratings**

Supply Voltage to GND .....	0V, +7V
Digital Input Voltage .....	-0.3V, V <sub>DD</sub>
Digital Output Voltage .....	-0.3V, V <sub>DD</sub>
Positive Reference Voltage .....	VREF- to V <sub>DD</sub>
Negative Reference Voltage .....	0V to VREF+
Input Voltage (V <sub>IN</sub> ) .....	-0.3V to V <sub>DD</sub>
Lead Temperature (soldering, 10 seconds) .....	+300°C
Storage Temperature .....	-65°C to +150°C
Continuous Power Dissipation .....	T <sub>A</sub> =+70°C
24 pin CERDIP(derate 12.5mW/°C above +70°C) .....	1000mW
Junction Temperature T <sub>J</sub> .....	+150°C
Thermal Resistance, Junction to Case, ΘJC	
24 pin CERDIP.....	40°C/W
Thermal Resistance, Junction to Ambient, ΘJA:	
24 pin CERDIP.....	80°C/W

**Recommended Operating Conditions**

Ambient Operating Range (T <sub>A</sub> ) .....	-55°C to +125°C
Supply Voltage Range (V <sub>DD</sub> ) .....	+4.75V to 5.25V
Positive Reference Voltage (VREF+) .....	+5.0V
Negative Reference Voltage (VREF-) .....	0V
Ground Potential (GND) .....	0V

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**TABLE 1. ELECTRICAL TESTS:**

TEST	Symbol	CONDITIONS -55 °C ≤ T <sub>A</sub> ≤ +125°C <u>1/</u> <u>2/</u> Unless otherwise specified	Group A Subgroup	Device type	Limits Min	Limits Max	Units
Resolution	RES	Guaranteed but not tested	1,2,3	All	8		LSB
Total Unadjusted Error NOTE 3	TUE		1,2,3	01		±1.0	LSB
				02		±0.5	
Analog Input Voltage Range	V <sub>IN</sub>			1	All	VREF-	VREF+ V
Analog Input Leakage Current	I <sub>IN</sub>		1,2,3	All	-3.0	+3.0	µA
Analog Input Capacitance	C <sub>IN1</sub>	0V, 5V, NOTE 4	4	All		45	pF
Reference Input Resistance	R <sub>IN</sub>	NOTE 4	1,2,3	All	1.0	4.0	kΩ
Digital Input High Level Voltage	V <sub>IH</sub>	A0, A1, RD, CS	1,2,3	All	2.4		V
Digital Input Low Level Voltage	V <sub>IL</sub>	A0, A1, RD, CS	1,2,3	All		0.8	V
Digital Input High Current	I <sub>IH</sub>	A0, A1, RD, CS	1,2,3	All		1.0	µA
Digital Input Low Current	I <sub>IL</sub>	A0, A1, RD, CS	1,2,3	All	-1.0		µA
Digital Input Capacitance	C <sub>IN2</sub>	NOTE 4 A0, A1, RD, CS	4	All		8.0	pF
Digital Output High Level Voltage	V <sub>OH</sub>	DB0-DB7, INT, I <sub>SOURCE</sub> =360µA	1,2,3	All	4.0		V
Digital Output Low Level Voltage	V <sub>OL</sub>	DB0-DB7, INT, I <sub>SINK</sub> =1.6mA	1,2,3	All		0.4	V
		RDY, I <sub>SINK</sub> =2.6mA, NOTE 5				0.4	
Floating State Leakage Current	I <sub>OUT</sub>	DB0-DB7 only	1,2,3	All		±3.0	µA
Slew Rate, Tracking Capacitance NOTE 4			4	All		0.157	V/µs
Digital Output Capacitance	C <sub>OUT</sub>	NOTE 4	4	All		8.0	pF
Supply Current	I <sub>DD</sub>	CS=RD=2.4V	1,2,3	All		20.0	mA
Power Supply Sensitivity	PSS	V <sub>DD</sub> =5.0V±5%	1,2,3	All		±0.25	LSB
CS to RD Setup Time	t <sub>CS</sub>	Figure 3	9,10,11	All	0		ns
CS to RD Hold Time	t <sub>CSH</sub>	Figure 3	9,10,11	All	0		ns
CS to RDY delay	t <sub>RDY</sub>	Pull-up resistor=5kΩ, CL=50pF, Figure 3	9 10,11	All		40 60	ns
Conversion Time, Mode 0	t <sub>CRD</sub>	See Figure 3. NOTE 7	9 10,11	All		2.0 2.8	µs
Data Access Time After RD, Mode 1	t <sub>ACC1</sub>	NOTE 6 and 7 Figure 3 and 5	9 10,11	All		85 120	ns

TEST	Symbol	CONDITIONS $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ $\frac{1}{2}/\frac{2}{2}$ Unless otherwise specified	Group A Subgroup	Device type	Limits Min	Limits Max	Units
RD to INT Delay, NOTE 5	$t_{\text{INTH}}$	CL=50pF	9 10,11	All	75 100	ns	
Data Hold Time	$t_{\text{DH}}$	NOTE 8, Figure 3,4	9 10,11	All	60 70	ns	
Delay Time Between Conversion	$t_p$	Figure 3	9 10,11	All	500 600		ns
Read Pulse Width, Mode 1	$t_{\text{RD}}$	Figure 3	9 10,11	All	60 80	600 400	ns
Data Access Time After INT, Mode 0	$t_{\text{ACC2}}$	NOTE 6, 7, Figure 3,5	9 10,11	All		50 70	ns
Multiplexer Address Setup Time	$t_{\text{AS}}$	Figure 3	9,10,11	All	0		ns
Multiplexer Address Hold Time	$t_{\text{AH}}$	Figure 3	9 10,11	All	30 40		ns

NOTE 1:  $V_{\text{DD}}=+5\text{V}$ ,  $V_{\text{REF}(+)}=+5\text{V}$ ;  $V_{\text{REF}(-)}=\text{GND}=0\text{V}$ , unless otherwise specified.

Specifications apply for mode 0. All input control signals are specified with  $t_r=t_f=20\text{ns}$  (10 percent to 90 percent of  $+5.0\text{V}$ ) and timed from a voltage level of  $1.6\text{V}$ .

NOTE 2: Subgroups 10 and 11, if not tested, shall be guaranteed to the limits specified in Table 1.

NOTE 3: Total unadjusted error includes offset, full-scale, and linearity errors.

NOTE 4: The ( $C_{\text{IN1}}$ ,  $C_{\text{IN2}}$ ,  $R_{\text{IN}}$ ,  $C_{\text{OUT}}$ , and  $S_{\text{R}}$  measurements) are measured initially and after any process or design changes which may affect these tests.

NOTE 5: RDY is an open-drain output.

NOTE 6: Measured with load circuits of Figure 5 and defined as the time required for an output to cross  $0.8\text{V}$  or  $2.4\text{V}$ .

NOTE 7: If not tested, it shall be guaranteed to the limits specified in Table 1.

NOTE 8: Defined as the time required for the data lines to change  $0.5\text{V}$  when loaded with the circuits of Figure 4 and is measured only for the initial test and after process or design change which may affect  $t_{\text{DH}}$ .

#### TERMINAL CONNECTIONS

	J24		J24
1	AIN4	13	$V_{\text{REF}-}$
2	AIN3	14	$V_{\text{REF}+}$
3	AIN2	15	RDY
4	AIN1	16	— CS
5	NC	17	DB4
6	DB0	18	DB5
7	DB1	19	DB6
8	DB2	20	DB7
9	DB3	21	A1
10	— RD	22	A0
11	— INT	23	NC
12	GND	24	$V_{\text{DD}}$

	<b>Package</b>	<b>ORDERING INFORMATION:</b>	<b>SMD NUMBER</b>
01	24 pin CERDIP	MX7824TQ/883B	5962-8876401LA
02	24 pin CERDIP	MX7824UQ/883B	5962-8876402LA

**MODE SELECTION TABLE**

<b>CHANNEL</b>	<b>A1</b>	<b>A0</b>
AIN1	0	0
AIN2	0	1
AIN3	1	0
AIN4	1	1

## **QUALITY ASSURANCE**

Sampling and inspection procedures shall be in accordance with MIL-Prf-38535, Appendix A as specified in Mil-Std-883.

Screening shall be in accordance with Method 5004 of Mil-Std-883. Burn-in test Method 1015:

1. Test Condition, A, B, C, or D.
2. TA = +125°C minimum.
3. Interim and final electrical test requirements shall be specified in Table 2.

Quality conformance inspection shall be in accordance with Method 5005 of Mil-Std-883, including Groups A, B, C, and D inspection.

Group A inspection:

1. Tests as specified in Table 2.
2. Selected subgroups in Table 1, Method 5005 of Mil-Std-883 shall be omitted.

Group C and D inspections:

- a. End-point electrical parameters shall be specified in Table 1.
- b. Steady-state life test, Method 1005 of Mil-Std-883:
  1. Test condition A, B, C, D.
  2. TA = +125°C, minimum.
  3. Test duration, 1000 hours, except as permitted by Method 1005 of Mil-Std-883.

**TABLE 2. ELECTRICAL TEST REQUIREMENTS**

Mil-Std-883 Test Requirements	Subgroups per Method 5005, Table 1
Interim Electric Parameters Method 5004	1
Final Electrical Parameters Method 5005	1*, 2, 3, 4**, 9, 10, 11***
Group A Test Requirements Method 5005	1, 2, 3, 4**, 9, 10, 11***
Group C and D End-Point Electrical Parameters Method 5005	1

\* PDA applies to Subgroup 1 only.

\*\* Subgroup 4, Capacitance tests are performed at initial qual and upon redesign.  
Sample size will be 116 units.

\*\*\* Subgroups 10 and 11 if not tested, are guaranteed to the limits specified in Table 1.