

EVALUATION KIT AVAILABLE EEPROM-Programmable, Quad, Power-Supply Tracker/Sequencer Circuit

General Description

The MAX6876 EEPROM-configurable, multivoltage power tracker/supervisor monitors four system voltages and ensures proper power-up and power-down conditions for systems requiring voltage tracking and/or sequencing. The MAX6876 provides a highly configurable solution as key thresholds and timing parameters are programmed through an I2C interface and these values are stored in internal EEPROM. The MAX6876 also provides supervisory functions and an overcurrent detection circuit.

The MAX6876 features programmable undervoltage and overvoltage thresholds for each input supply. When all voltages are within specifications, the device turns on the external n-channel MOSFETs to either sequence or track the voltages to the system. All of the voltages can be sequenced or tracked or powered up with a combination of the two options. During tracking, the voltage at the GATE of each MOSFET is increased to slowly turn on each supply. The voltages at the source of each MOSFET are compared to each other to ensure that the voltage differential between each monitored supply does not exceed 250mV (typ). Tracking is dynamically adjusted to force all outputs to track within a ±125mV window from a reference ramp; if, for any reason, any supply fails to track within ±250mV from the reference ramp, a FAULT output is asserted, the power-up mode is terminated, and all outputs are powered off. Power-up mode is also terminated if the controlled voltages fail to complete the rampup within a programmable FAULT timeout. The MAX6876 features latch-off and autoretry modes to power on again after a fault condition has been detected.

Other features of the MAX6876 include a reset circuit, a manual reset input (MR), and a margin disable input (MARGIN). The device also features outputs for indicating a power-good condition (PG_) and an overcurrent condition (OC), and a bus-removal (REM) output.

The MAX6876 is available in a small 6mm x 6mm, 36pin thin QFN package and is fully specified over the extended -40°C to +85°C temperature range.

Applications

Multivoltage Systems **Networking Systems** Telecom

Storage Equipment Servers/Workstations

SMBus is a trademark of Intel Corp.


Features

- ♦ Tracking/Sequencing for Up to Four Supply Voltages (With One MAX6876 Device) and Tracking for Up to 16 Supply Voltages (Using Four MAX6876 Devices)
- **♦** EEPROM-Configurable Tracking/Sequencing Control
- ♦ Bus Voltage Independent Operation (MAX6876 Is Powered from the Tracked Supply Voltages or Always-On Supply)
- ♦ EEPROM-Selectable Undervoltage/Overvoltage-**Lockout Thresholds for Each Input Supply**
- **♦ EEPROM-Selectable Power-Up/Down Slew Rate**
- **♦ Programmable Power-Good Output Thresholds** and Timing
- ♦ Global Adjustable Undervoltage Lockout or Logic **ENABLE Input**
- ♦ Independent Internal Charge Pumps to Enhance External n-Channel FETs (VGATE SOURCE = 5V)
- ♦ Post Power-Up Selectable Overcurrent Detection
- ♦ 0.5V to 5.5V IN_ Threshold Range
- **♦** ±1.5% Threshold Accuracy
- **♦** I²C/SMBus[™]-Compatible Serial Interface
- ♦ Small 6mm x 6mm, 36-Pin Thin QFN Package

Ordering Information

PART	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX6876ETX	-40°C to +85°C	36 Thin QFN	T3666-3

Pin Configuration



Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

GATE	d to GND, unless otherwise noted.) 0.3V to (IN_ + 6V) 0.3V to +6V
OUT1-OUT4, SYNCH, ABF	o,
ENABLE, TRKEN, HOLD, F	0.3V to Max (IN1-IN4, V _{CC}) + 0.3V FAULT, MR, MARGIN0.3V to +6V
	M0.3V to +6V 0.3V to +6V
	ns except OUT_ and GND)±20mA

OUT_, GND Current	±50mA
Continuous Power Dissipation (T _A = +70°C)	
36-Pin, 6mm x 6mm Thin QFN	
(derate 26.3mW/°C above +70°C)	2105mW
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Maximum Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	CON	NDITIONS	MIN	TYP	MAX	UNITS
0 " 1/ " 5		GATE_ = PG_ = RE	SET = 0	1.4			
Operating Voltage Range (Note 2)	Vcc	Voltage on ABP (fro	om V _{CC} or IN1-IN4) to s fully operational	2.7		5.5	V
Undervoltage Lockout	VuvLo	Minimum voltage or IN1–IN4) to ensure configured	n ABP (from V _{CC} or the device is EEPROM			2.5	V
		$V_{CC} = 5.5V, IN1-IN$	4 = 3.3V, no load		1.8	3	
Supply Current	Icc	Configuration regist no load	ters or memory access,		2.5	4	mA
IN Throphold Dange	\/ 	IN1-IN4 (in 20mV ir	ncrements)	1.00		5.50	V
IN_ Threshold Range	V _{TH}	IN1-IN4 (in 10mV ir	ncrements)	0.50		3.05	
		$T_A = 0$ °C to +85°C	0.5V < IN_ < 5.5V, IN_ falling for UV, rising for OV	-1.5		+1.5	%
			2V < IN_ < 5.5V, IN_ falling for UV, rising for OV (20mV increments)	-2.5		+2.5	%
Threshold Accuracy		T _A = -40°C to	1V < IN_ < 2V, IN_ falling for UV, rising for OV (20mV increments)	-50		+50	mV
		+85°C	1V < IN_ < 3.05V, IN_ falling for UV, rising for OV (10mV increments)	-2.5		+2.5	%
			0.5V < IN_ < 1V, IN_ falling for UV, rising for OV (10mV increments)	-25		+25	mV
Threshold Hysteresis	VTH_HYS				0.5		%V _{TH}
RESET Threshold Tempco	ΔV _{TH/C}				50		ppm/°C

ELECTRICAL CHARACTERISTICS (continued)

PARAMETER	SYMBOL		CONDIT	IONS	MIN	TYP	MAX	UNITS
Tracking-Differential-Voltage Hold Ramp (Note 3)	V _{TRK}	Vout_ > Vth_p Vout_ < Vth_p			95	125	155	mV
Tracking-Differential-Voltage Hysteresis					25		mV	
Tracking-Differential FAULT Voltage (Note 3)	V _{TRK_} F	Vout_ > Vth_p Vout_ < Vth_p			200	250	300	mV
			00		20	25	30	
FAULT Timeout Period (Note 4)	tFAULTUP,	Register contents	01		40	50	60	ms
FAOLT Timeout Feriod (Note 4)	t _{FAULTDOWN}	(Table 16)	10		80	100	120	1115
		(14515 15)	11		160	200	240	
FAULT to GATE Delay	t _{FG}					2		μs
IN1-IN4 Input Impedance	R _{IN1-4}	For IN_ voltage	s < the h	nighest IN_ supply	55	90	145	kΩ
OUT1-OUT4 Input Impedance	Rout1-4	OUT_ pulldown	disable	d	70	100	130	kΩ
Power-On Delay	tpo	V _{ABP} ≥ V _{UVLO}					3	ms
IN_ to GATE_ Delay	tD-GATE	IN_ falling/rising	g, 100m\	/ overdrive		6		μs
-		OUT_ rising, 10	0mV ove	erdrive		3		ms
OUT_ to PG_ Delay	tpok	OUT_ falling, 100mV overdrive			25		μs	
			000			25		μs
	tRESET, tAUTO, tGATE	Register contents (Table 16)	001		10	12.5	15	
			010		20	25	30	
GATE, RESET, Autoretry Timeout			1011		40	50	60	1
Period (Notes 5, 6)			100		80	100	120 ms 240 480	
			101		160	200		
			110		320	400		
			111		1280	1600	1920	20
			00		10	12.5	15	
OC Timeout Period	too	Register contents	01		40	50	60	mo
OC Timedat i enda	toc	(Table 16)	10		80 100 120		120	ms
		(100.0 10)	11		160	200	240	
			00	$T_A = 0^{\circ}C \text{ to } +85^{\circ}C$	560	800	1040	
				$T_A = -40^{\circ}C \text{ to } 0^{\circ}C$	480	800	1120	
		Pagiator	01	$T_A = 0^{\circ}C \text{ to } +85^{\circ}C$	280	400	520	
Track/Sequence Slew Rate Rising or Falling	TRK _{SLEW}	Register contents	01	$T_A = -40^{\circ}C \text{ to } 0^{\circ}C$	240	400	560	V/s
	IIII SLEW	(Table 16)	10	$T_A = 0$ °C to +85°C	140	200	260	•,,5
		•		$T_A = -40^{\circ}C \text{ to } 0^{\circ}C$	120	200	280	
			11	$T_A = 0$ °C to +85°C	70	100	130	
				$T_A = -40^{\circ}C \text{ to } 0^{\circ}C$	60	100	140	
		Register	00		96.25	97.5	98.75	
IN_ to OUT_ Overcurrent	V _{TH} _OC	contents	01		93.75	95	96.25	%
Threshold		(Table 16),	10		91.25	92.5	93.75	
		OUT_ falling 11			88.75	90	91.25	

ELECTRICAL CHARACTERISTICS (continued)

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
		Register	00	93.75	95	96.25	
IN_ to OUT_ Power-Good	\/=	contents	01	91.25	92.5	93.75	
Threshold	V _{TH_PG}	(Table 16),	10	88.75	90	91.25	%
		OUT_ rising	11	86.25	87.5	88.75	
VTH_PG and VTH_OC Hysteresis	Vout_hys				0.5		%
Power Low Threshold	V _{TH_PL}	OUT_ falling		125	142	165	mV
Power Low Hysteresis	VTH_PL_HYS				10		mV
OUT_ to GND Pulldown Impedance (When Enabled)		ABP ≥ 2.5V			100		Ω
DEM O	.,	ABP ≥ 2.5V, ISI	INK = 4mA			0.3	
REM Output Low	VOL_REM	ABP ≥ 4.0V, ISI	INK = 15mA			0.4	V
Output Low PG1–PG4, HOLD,			INK = 50μA (PG_, RESET			0.3	
FAULT, OC, RESET (Note 2)	V _{OL}	ABP ≥ 2.5V, ISI	INK = 1mA			0.3	V
		ABP ≥ 4.0V, ISI	INK = 4mA			0.4	
		ABP ≥ 1.4V, I _{SI}			0.3		
GATE1-GATE4 Output Low	V _{GOL}	ABP ≥ 2.5V, I _{SINK} = 1mA				0.3	V
·		ABP ≥ 4.0V, Isi			0.8		
PG1-PG4, HOLD, FAULT, OC, RESET, REM Output Open-Drain Leakage Current	llkg	Output deasserted		-1		+1	μА
GATE_ Output-Voltage High	Vgoh	IGATE_ = 0.5μΑ	4	IN_ + 4.4	IN_ + 5	IN_ + 5.8	V
GATE_ Pullup Current	IGATEUP	During power-	up/down, V _{GATE} _ = 1V	2.5	4.5		μΑ
GATE_ Pulldown Current	IGATEDOWN	During power-	up/down, V _{GATE} _ = 4V	2.5	4.5		μA
MARGIN, FAULT, HOLD, MR,	VIL					0.3 x ABP	V
ENABLE Input Voltage	VIH			0.6 x ABP			V
MR Input Pulse Width	tmr			2			μs
FAULT, HOLD, MARGIN, MR, ENABLE Glitch Rejection					100		ns
Digital Input to Logic Delay, FAULT, HOLD, MARGIN, MR, ENABLE	t _D				1		μs
MARGIN, MR Digital Input to ABP Pullup Resistance	Rp			70	100	130	kΩ

ELECTRICAL CHARACTERISTICS (continued)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
TRKEN Input Delay	tEN	TRKEN falling, 100mV overdrive		2		μs
TDICENI Deference Veltore Dence	\/	Input rising	1.245	1.285	1.320	V
TRKEN Reference Voltage Range	V _{TRKEN}	Input falling	1.225	1.25	1.275	V
TRKEN Input Current	ITRKEN	V _{TRKEN} = 1.25V	-100		+100	nA
Reference Input Voltage Range	V _{REFIN}		1.225	1.25	1.275	V
Reference Input Resistance	R _{REFIN}	V _{REFIN} = 1.25V		500		kΩ
SERIAL INTERFACE LOGIC (SDA	, SCL, A0, A	1)				
Logic-Input Low Voltage	VIL				0.3 x ABP	V
Logic-Input High Voltage	VIH		0.6 x ABP			V
Input Leakage Current	lılkg				1	μΑ
Output-Voltage Low	V _{OL}	ISINK = 3mA			0.4	V
Output Leakage Current	lolkg				1	μΑ
Input/Output Capacitance	C _{I/O}			10		рF
SERIAL INTERFACE TIMING (SDA	A, SCL)		<u> </u>			
Serial Clock Frequency	fscl				400	kHz
Clock Low Period	tLOW		1.3			μs
Clock High Period	tHIGH		0.6			μs
Bus Free Time	tBUF		1.3			μs
START Setup Time	tsu:sta		0.6			μs
START Hold Time	thd:STA		0.6			μs
STOP Setup Time	tsu:sto		0.6			μs
Clock Low to Valid Output	taa		0.1		0.9	μs
Data Out Hold Time	t _{DH}		50			ns
Data In Setup Time	tsu:dat		100			ns
Data In Hold Time	thd:dat		0			ns
SCL/SDA Rise Time	t _R			300		ns
SCL/SDA Fall Time	tF			300		ns
Transmit SDA Fall Time	t _F	C _{BUS} = 400pF	20 + 0.1 x C _{BUS}		300	ns
SCL/SDA Noise Suppression Time	tı			50		ns
Byte Write Cycle Time	twR				11	ms

- Note 1: Specifications guaranteed for the stated global conditions. 100% production tested at $T_A = +25$ °C and $T_A = +85$ °C. Specifications at $T_A = -40$ °C are guaranteed by design.
- Note 2: The internal supply voltage, measurable on ABP, is equal to the maximum of IN1-IN4 and V_{CC} supplies.
- Note 3: Differential between each of the OUT_ and the SYNCH ramp voltage during power-up/down measured as V_{OUT}_ 2 x V_{SYNCH}.
- Note 4: FAULT timeout starts to count at the beginning of each sequence of power-up/down and clears when the programmed OUT_ voltages track successfully.

ELECTRICAL CHARACTERISTICS (continued)

(V_{CC}, IN1–IN4 = +2.7V to +5.5V; ENABLE = $\overline{\text{MARGIN}}$ = $\overline{\text{MR}}$ = ABP = TRKEN; T_A = -40°C to +85°C, unless otherwise specified. Typical values are at T_A = +25°C.) (Note 1)

- **Note 5:** The MAX6876 programmed as a single device; GATE timeout has counted prior to beginning each sequence of power-up. GATE timeout is not enabled during power-down or when the device is programmed as a master/slave.
- Note 6: The MAX6876 programmed as a single device, the autoretry time begins to count at the assertion of the FAULT signal.

 The MAX6876 programmed as a master/slave device; the autoretry time begins to count at the deassertion of the common FAULT signal.

Timing Diagrams




Figure 1. Tracking Timing Diagram

Timing Diagrams (continued)




Figure 2. Sequencing Timing Diagram

Timing Diagrams (continued)




Figure 3. Voltage Tracking with Forced Shutdown (IN1 UV Failure)




Figure 4. Sequencing Ramp Down Diagram





Figure 5. Mixed-Mode Tracking/Sequencing Examples


Typical Operating Characteristics


 $(V_{CC} = 3.3V, ENABLE = \overline{MARGIN} = \overline{MR} = ABP = TRKEN, T_A = +25^{\circ}C, unless otherwise noted.)$



Typical Operating Characteristics (continued)

(V_{CC} = 3.3V, ENABLE = $\overline{\text{MARGIN}}$ = $\overline{\text{MR}}$ = ABP = TRKEN, T_A = +25°C, unless otherwise noted.)





Pin Description

PIN	NAME	FUNCTION
1	Vcc	Optional Supply Voltage Input. Connect V_{CC} to an alternate (i.e., always-on) supply if desired. V_{CC} supports operation/communication when the monitored supplies are not powered or are below the minimum required operating voltage. In a master/slave application, connect all V_{CC} pins to a common supply line.
2	GND	Ground
3	ABP	Internal Analog Bypass. Bypass ABP with a 1µF capacitor to GND. ABP maintains the device supply voltage during rapid power-down conditions.
4	TRKEN	Tracking Enable Input. TRKEN must be higher than 1.285V to enable voltage tracking power-up operation. When TRKEN falls below 1.25V (3% hysteresis), OUT_ tracks down. Connect TRKEN to an external resistor-divider network to set the desired monitor threshold. Connect TRKEN to ABP if not used.
5	SYNCH	Selectable Tracking Synchronization Output/Input. SYNCH allows multiple MAX6876 devices to control tracking of multiple power supplies (up to 16 voltages on the same I ² C bus). One device is programmed as SYNCH master and all other devices are programmed as slaves. SYNCH on the master outputs the common ramp voltage to which all OUT_ voltages are tracked (with active control loops). SYNCH of the slave devices is input for the ramp control voltage (no internal ramp is generated in the slaves) (see the <i>SYNCH</i> section). Connect SYNCH to other SYNCH pins only.
6	HOLD	Active-Low, Open-Drain Synchronization Hold Output/Input. HOLD communicates synchronization status between master/slave devices in multiple MAX6876 applications. The HOLD output remains asserted while selected tracking IN_ inputs are below their selected thresholds (the slave device can delay tracking start until its inputs are at their required stable voltage levels) or held low by the master when it is counting the autoretry time after a detected fault condition (see the <i>Synchronization Hold Output (HOLD)</i> section). Slave device SYNCH are inputs for the ramp control voltage.

Pin Description (continued)

PIN	NAME	FUNCTION					
7	ŌC	Active-Low, Open-Drain Overcurrent Output. \overline{OC} asserts low if any monitored IN_ to OUT_ voltage falls out of the selected percentage of the IN_ voltage range (V _{TH_OC}) for more than the programmed too. \overline{OC} monitoring begins only after supply tracking or sequencing has been completed and is disabled during power-down operation.					
8	REM	Open-Drain Bus Removal Output. REM signals when it is safe to remove the card after a controlled track/sequence-down operation. REM goes high impedance when all V _{OUT} < V _{TH_PL} . REM requires an external pullup resistor. In master/slave mode, REM can be ORed together (the common REM connection remains low if any V _{OUT} > V _{TH_PL} threshold) (see the <i>Typical Application Circuit</i> and the <i>Bus Removal Output (REM)</i> section).					
9	FAULT	Active-Low, Open-Drain Tracking Fault Alert Output or Input. FAULT asserts low if a tracking failure is present for longer than the specified fault period or if tracking voltages fails by more than ±250mV (see the FAULT section).					
10	RESET	Active-Low, Open-Drain Reset or Power-Good Output. RESET is low during power-up and power-down tracking. RESET goes high after all selected OUT_ outputs exceed their selected thresholds and the reset timeout period trest that expired. The reset timeout period is internally selectable. RESET requires an external pullup resistor.					
11	ENABLE	Logic ENABLE Input. ENABLE must be high to enable voltage tracking/sequencing power-up operation. OUT_ begins tracking down when ENABLE is low. Connect to ABP if not used.					
12	MARGIN	Active-Low Margin Input. The MARGIN function allows systems to be tested with supply voltages outside their normal ranges without affecting supply tracking/sequencing or reset states. MARGIN functionality is usually enabled after systems have powered up in normal mode. The MARGIN functionality is disabled (returns to normal monitoring mode) after MARGIN returns high. MARGIN is internally pulled up to ABP through a 100kΩ resistor.					
13, 23	N.C.	No Connection. Not internally connected.					
14	MR	Active-Low Manual Reset Input. When $\overline{\text{MR}}$ is low, $\overline{\text{RESET}}$ goes low and remains asserted for the selected timeout period after $\overline{\text{MR}}$ is pulled high. $\overline{\text{MR}}$ is internally pulled up to ABP through a $100\text{k}\Omega$ resistor.					
15	SDA	Serial-Interface Data Input/Output (Open-Drain). SDA requires an external pullup resistor.					
16	SCL	Serial-Interface Clock Input. SCL requires an external pullup resistor.					
17	A0	Serial-Interface Address Inputs. The inputs allow up to four MAX6876 devices to be addressed when					
18	A1	sharing a common data bus. A1 and A0 should be connected to GND or ABP.					
19	PG1	Power-Good Output, Open-Drain. Each PG_ output signals when its monitored OUT_ voltage is within					
20	PG2	the selected percentage of the IN_ voltage range (V _{TH_PG}). PG_ is low until OUT_ exceeds the					
21	PG3	programmable threshold (V _{TH_PG}) for more than t _{POK} . PG_ outputs are open-drain and require					
22	PG4	external pullups if used.					

_Pin Description (continued)

PIN	NAME	FUNCTION
24	REFIN	Reference Voltage Input. The MAX6876 can be configured to use the internal 1.25V reference or an external voltage reference. REFIN is tri-stated when using the internal reference. REFIN provides the threshold voltage for the voltage detectors when using an external voltage reference. Use an external voltage reference when tighter voltage-detector accuracy is desired. When configured to an internal reference, leave REFIN unconnected. When configured for an external reference, connect a 1.225V to 1.275V reference to REFIN.
25	OUT4	Monitored Output Voltage. The OUT4 output is monitored to control the supply slew rate and tracking performance. OUT1–OUT4 begin to track up after the internal supply (ABP) exceeds the minimum voltage requirements, V _{TRKEN} > 1.285V threshold, ENABLE is logic high, and IN1–IN4 are all within their selected thresholds. The OUT4 output falls out of the tracking equation as OUT4 approaches IN4; other OUT_ supplies continue tracking up without signaling a system fault. OUT_ outputs are tracked down during power-off conditions.
26	GATE4	Gate Drive for External n-Channel FETs. GATE4 begins enhancing the external n-channel FETs when all monitored inputs are within their selected thresholds (0.5V to 5.5V), at least one IN_ input or V _{CC} is above the minimum operating voltage, V _{TRKEN} > 1.285V threshold, and the ENABLE input is logic high. During power-up mode, GATE_ voltages are enhanced with internal control loops forcing all OUT_ voltages to track the reference ramp (SYNCH) at a programmed slew rate. An internal charge pump boosts GATE4 to V _{IN4} + 5V to fully enhance the external n-channel FET when power-up is complete.
27	IN4	Supply Voltage and Tracked Input Voltage. Nominal supply range is 0.5V to 5V. IN1, IN2, IN3, IN4, or V _{CC} must be greater than the internal UVLO (V _{ABP} = 2.7V) to enable the tracking functionality. The IN4 input is monitored with internally selected thresholds to ensure all supplies have stabilized before tracking (or sequencing) is enabled.
28	OUT3	Monitored Output Voltage. OUT3 is monitored to control the supply slew rate and tracking performance. OUT1–OUT4 begin to track up after the internal supply (ABP) exceeds the minimum voltage requirements, V _{TRKEN} > 1.285V threshold, ENABLE is logic high, and IN1–IN4 are all within their selected thresholds. The OUT3 output falls out of the tracking equation as OUT3 approaches IN3; other OUT_ supplies continue tracking up without signaling a system fault. OUT_ outputs are tracked down during power-off conditions.
29	GATE3	Gate Drive for External n-Channel FETs. GATE3 begins enhancing the external n-channel FETs when all monitored inputs are within their selected thresholds (0.5V to 5.5V), at least one IN_ input or V _{CC} is above the minimum operating voltage, V _{TRKEN} > 1.285V threshold, and the ENABLE input is logic high. During power-up mode, GATE_ voltages are enhanced with internal control loops forcing all OUT_ voltages to track the reference ramp (SYNCH) at a programmed slew rate. An internal charge pump boosts GATE3 to V _{IN3} + 5V to fully enhance the external n-channel FET when power-up is complete.
30	IN3	Supply Voltage and Tracked Input Voltage. Nominal supply range is 0.5V to 5V. IN1, IN2, IN3, IN4, or V _{CC} must be greater than the internal UVLO (V _{ABP} = 2.7V) to enable the tracking functionality. IN3 is monitored with internally selected thresholds to ensure all supplies have stabilized before tracking (or sequencing) is enabled.
31	OUT2	Monitored Output Voltage. OUT2 is monitored to control the supply slew rate and tracking performance. OUT1–OUT4 begin to track up after the internal supply (ABP) exceeds the minimum voltage requirements, V _{TRKEN} > 1.285V threshold, ENABLE is logic high, and IN1–IN4 are all within their selected thresholds. OUT2 output falls out of the tracking equation as OUT2 approaches IN2; other OUT_ supplies continue tracking up without signaling a system fault. OUT_ outputs are tracked down during power-off conditions.

Pin Description (continued)


PIN	NAME	FUNCTION
32	GATE2	Gate Drive for External n-Channel FETs. GATE2 begins enhancing the external n-channel FETs when all monitored inputs are within their selected thresholds (0.5V to 5.5V), at least one IN_ input or V _{CC} is above the minimum operating voltage, V _{TRKEN} > 1.285V threshold, and the ENABLE input is logic high. During power-up mode, GATE_ voltages are enhanced with internal control loops forcing all OUT_ voltages to track the reference ramp (SYNCH) at a programmed slew rate. An internal charge pump boosts GATE2 to V _{IN2} + 5V to fully enhance the external n-channel FET when power-up is complete.
33	IN2	Supply Voltage and Tracked Input Voltage. Nominal supply range is 0.5V to 5V. IN1, IN2, IN3, IN4, or V_{CC} must be greater than the internal UVLO ($V_{ABP} = 2.7V$) to enable the tracking functionality. IN2 is monitored with internally selected thresholds to ensure all supplies have stabilized before tracking (or sequencing) is enabled.
34	OUT1	Monitored Output Voltage. Each OUT1 is monitored to control the supply slew rate and tracking performance. OUT1–OUT4 begin to track up after the internal supply (ABP) exceeds the minimum voltage requirements, V _{TRKEN} > 1.285V threshold, ENABLE is logic high, and IN1–IN4 are all within their selected thresholds. The OUT1 output falls out of the tracking equation as OUT1 approaches IN1; other OUT_ supplies continue tracking up without signaling a system fault. OUT_ outputs are tracked down during power-off conditions.
35	GATE1	Gate Drive for External n-Channel FETs. GATE1 begins enhancing the external n-channel FETs when all monitored inputs are within their selected thresholds (0.5V to 5.5V), at least one IN_ input or V _{CC} is above the minimum operating voltage, V _{TRKEN} > 1.285V threshold, and the ENABLE input is logic high. During power-up mode, GATE_ voltages are enhanced with internal control loops forcing all OUT_ voltages to track the reference ramp (SYNCH) at a programmed slew rate. An internal charge pump boosts GATE1 to V _{IN1} + 5V to fully enhance the external n-channel FET when power-up is complete.
36	IN1	Supply Voltage and Tracked Input Voltage. Nominal supply range is 0.5V to 5V. IN1, IN2, IN3, IN4, or V_{CC} must be greater than the internal UVLO ($V_{ABP} = 2.7V$) to enable the tracking functionality. IN1 is monitored with internally selected thresholds to ensure all supplies have stabilized before tracking (or sequencing) is enabled.
	EP	Exposed Paddle. Exposed paddle is internally connected to GND.

Detailed Description

The MAX6876 EEPROM-configurable, multivoltage power tracker/supervisor monitors four system voltages and ensures proper power-up and power-down conditions for systems requiring voltage tracking and/or sequencing. The MAX6876 provides a highly configurable solution as key thresholds and timing parameters are programmed through an I²C interface and these values are stored in internal EEPROM. In addition to tracking and sequencing voltages, the MAX6876 also provides supervisory functions as well as an overcurrent detection circuit.

The MAX6876 features programmable undervoltage and overvoltage thresholds for each input supply. The thresholds are EEPROM configured in 10mV (0.5V to 3.05V) or 20mV (1.0V to 5.5V) increments. When all of the voltages are within their specifications, the device turns on the external n-channel MOSFETs to either sequence or track the voltages to the system. All of the voltages can be sequenced or tracked or powered up with a combination of the two options. During voltage tracking, the voltage at the GATE of each MOSFET is increased to slowly turn on each OUT_. The GATE delay is EEPROM-selectable from 25µs to 1.6s. The

Functional Diagram



voltages at the sources of the MOSFETs are compared to each other to ensure that the voltage differential between each monitored supply does not exceed 250mV (typ). Tracking is dynamically adjusted to force all outputs to track within a ± 125 mV window from a reference ramp; if, for any reason, any supply fails to track within ± 250 mV from the reference ramp, the $\overline{\rm FAULT}$ output is asserted, the power-up mode is terminated, and all outputs are powered off. Power-up mode is in the same way terminated if the controlled voltages fail to complete the ramp up within a programmable $\overline{\rm FAULT}$ timeout. The MAX6876 generates all required voltages (with internal charge pumps) and timing to control up to four external n-channel MOSFETs for the OUT1–OUT4 supply voltages.

A synchronization feature allows up to 16 <u>voltages</u> to be tracked simultaneously. In addition, HOLD and SYNCH communicate synchronization status between master/slave devices in multiple MAX6876 applications.

Other features of the MAX6876 include a reset circuit with an I²C-programmable timeout feature. A manual reset input (MR) and a margin disable input (MARGIN) allow for more control during the manufacturing process. The device also features four power-good outputs (PG_), an overcurrent output (OC), and a bus-removal safe (REM) output. The device has an accurate internal 1.25V reference; for greater accuracy, connect an external +1.25V reference to REFIN.

Table 1. Master/Slave Settings

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT RANGE	DESCRIPTION
			If "00," the device configuration is a single device.
006	09h 29h	[7:6]	If "01," the device configuration is multiple devices, slave.
090			If "10," the device configuration is multiple devices, slave.
			If "11," the device configuration is multiple devices, master.

Modes of Operation

The MAX6876 provides three different modes of operation: tracking, sequencing, and mixed modes. The mixed mode is a combination of both tracking and sequencing modes (see the *Mixed Mode (Tracking/ Sequencing)* section).

Tracking

When all selected inputs exceed their selected thresholds, V_{TRKEN} > 1.285V, and ENABLE is logic high, the tracking process is initialized. The MAX6876 generates an internal ramp voltage that drives the control loops for the desired tracked voltage. The tracking functionality is monitored with a comparator control block (see the Functional Diagram and Figure 5). The comparators monitor and control each output voltage with respect to the common tracking ramp voltage to stay within a ±125mV differential window, monitor each tracked output voltage with respect to its input voltage, and monitor each output voltage with respect to GND during power-up/retry cycles. Under normal conditions each OUT_ voltage will track the ramp voltage until the OUT_ voltage approximates the IN_ voltage (the external n-channel FET is saturated). The slew rate for the ramp voltage is selected through EEPROM.

Master/Slave Operation (Tracking Only)

To support voltage tracking for more than four supplies, combine multiple MAX6876 devices. Two MAX6876 devices (one master/one slave) track up to eight supply voltages and four MAX6876 devices (one master and three slaves) track up to 16 supply voltages. Each device must be programmed to act in master or slave mode (only one master is allowed); the default state is single device (see Table 1). The MAX6876 outputs the ramp control voltage with the SYNCH output when configured as a master device. This ramp allows multiple devices to synchronize with the master when slave SYNCHs are configured as inputs. For proper functionality control, connect all ENABLE pins together. In master/slave mode, all controlled supplies are tracked up/down (no mixed sequencing/tracking modes are supported). In master-slave application, the part is




Figure 6. Mapping Tracking and Sequencing Modes

intended to provide only tracking for the four supplies (only one ramp is generated). To control one particular channel, insert a "1" in any of the four possible positions (one row for each channel contains 4 bits) and the circuit will generate the proper signals (see Figure 6).

For multiple MAX6876 operations, the ramp control voltage is brought out of the master's SYNCH (programmed as an output) and into the slave's SYNCH (programmed as an input). The highest tracked supply must be connected to one of the master's IN_ inputs. When all IN_ threshold conditions are met (on master and slaves), the master ramp begins rising at the selected ramp slew rate. During normal operation all OUT_ voltages (for master and slave) track the ramp voltage. If the slave's OUT_ voltages do not properly follow the ramp voltage (exceed 125mV differential), the slave device asserts HOLD low. The master recognizes the HOLD and holds the ramp voltage, allowing the slave's slower OUT_ voltages to

catch up. When the slave's voltages approach the ramp voltage, the slave releases $\overline{\text{HOLD}}$ and the master allows the ramp voltage to begin rising again. All tracking must be completed by the selected tracking fault timeout period or the supplies are powered down. The slave $\overline{\text{HOLD}}$ output is asserted low until the selected tracking $\overline{\text{IN}}_{-}$ voltages are within their selected thresholds. This ensures that the master does not begin the tracking operation until the slave's input voltages (IN_) have properly stabilized.

Sequencing

The sequencing operation can be initialized by properly setting the bit of registers 0Bh and 0Ch. During a sequencing power-up phase, each OUT_ is independently powered on with a controlled slew rate. No more than one supply is powered on for each generated ramp. The bits of registers 0Bh and 0Ch establish the turn-on order. During each phase, the ramp is enabled to start only after the tgate timeout has been counted. The sequencing phase will be considered complete when all the channels programmed to power on reach the independently set PG_ thresholds (see Figure 5).

Mixed Mode (Tracking/Sequencing)

The MAX6876 is fully programmable to generate up to four ramps during power-up or power-down modes. Each OUT_ voltage independently is programmed to follow any of the control ramps generated by the MAX6876. To do the latter, set the bits on register 0Bh and 0Ch to "1" for each channel. The following are programming examples of different power-up modes (→ = sequence, / = track):

0Bh = 1000 0100 OCh = 0010 0001 sequencing mode: OUT3 \rightarrow OUT4 \rightarrow OUT1 \rightarrow OUT2 on Ramp1, Ramp2, Ramp3, Ramp4

0Bh = 1100 0001 0Ch = 0010 0000 mix mode*: OUT1 → OUT4/OUT3 → OUT2 on Ramp1, Ramp2, Ramp4

*(Ramp3 is not considered because no OUT_ outputs are selected by bit [0:3] of OCh.)

Drive ENABLE or TRKEN low or use a software command to initiate a controlled power-down. The MAX6876 powers down the OUT_ voltages in a reverse sequence from the one at power-up when this option is selected.

For example, with the following power-up sequence: OUT1 → OUT4/OUT3 → OUT2

then the power-down sequence will be: $OUT2 \rightarrow OUT4/OUT3 \rightarrow OUT1$

Configuring Tracking and Sequencing Modes

To configure tracking and sequencing modes, insert "1" and "0" into the 0Bh and 0Ch registers (see Table 2). Figure 6 shows how to map for tracking and sequencing modes. Each OUT_ output can follow one of the four possible ramps in tracking or sequencing mode (16 bits are available) and one bit set to "1," means that the channel of the interested row is powered up/down by the corresponding ramp (see Figure 6).

- 1) If the depicted table (in Figure 6) is made by all "1s," the part simply generates a single ramp (all channels in tracking mode since the first column is full of "1s,") and it ignores the remaining values of the other 12 bits.
- 2) If one row contains more than one symbol "1," only the first encountered (columns starting with R0Bh [3:0]) is taken into account and the channel is powered up/down with the corresponding ramp.
- 3) If there is one (or more) row in which all 4 bits are set to "0," it means that the device will not control that particular channel.
- 4) If there is one (or more) column where all 4 bits are set to "0," the device skips that ramp and its associate tD-GATE.

In master-slave applications, the device is intended to provide only tracking for the four supplies (only one ramp can be generated). To control one particular channel, only insert a "1" in any of the four possible positions (one row for each channel contains 4 bits) and the device generates the proper signals. When three or less ramps are needed, use consecutive ramps starting with ramp 1.

Power-Down and Power-Up

When all the IN_ inputs are within the selected threshold range and the internal enable is logic high (Figure 7), the device initiates a power-up phase. During power-up, the OUT_ outputs are forced by an internal loop that controls the GATE_ of the external MOSFET to follow the reference ramp voltage. This phase for each individual ramp must be completed within the programmable fault timeout time; otherwise, the part will force a shutdown on the GATE_. Once the power-up is completed, a power-down phase can be initiated by forcing the internal enable low. Two power-down options are available: a fast-shutdown option where all GATE_gates are quickly turned off or a reverseorder option. This reverse-order option allows the OUT_ voltage to be powered down with a controlled slew rate and in the reverse order they have been powered up (see Figure 2).

Table 2. Configuring Tracking and Sequencing Modes

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT RANGE	DESCRIPTION
			Bit 7—If 1, OUT4 on ramp 2
			Bit 6—If 1, OUT3 on ramp 2
			Bit 5—If 1, OUT2 on ramp 2
0Bh	2Bh	[7.0]	Bit 4—If 1, OUT1 on ramp 2
UDII	ZDII	[7:0]	Bit 3—If 1, OUT4 on ramp 1
			Bit 2—If 1, OUT3 on ramp 1
			Bit 1—If 1, OUT2 on ramp 1
			Bit 0—If 1, OUT1 on ramp 1
			Bit 7—If 1, OUT4 on ramp 4
			Bit 6—If 1, OUT3 on ramp 4
			Bit 5—If 1, OUT2 on ramp 4
001-	001-		Bit 4—If 1, OUT1 on ramp 4
0Ch	2Ch	[7:0]	Bit 3—If 1, OUT4 on ramp 3
			Bit 2—If 1, OUT3 on ramp 3
			Bit 1—If 1, OUT2 on ramp 3
			Bit 0—If 1, OUT1 on ramp 3

To speed up the discharge of the OUT_ voltage, an optional 100Ω pulldown resistor can be selected (see Table 3).

Slew-Rate Control

The reference ramp voltage slew rate during any controlled power-up/down phase can be programmed in the 100V/s to 800V/s range. Before any power-up or retry cycle, the MAX6876 must first ensure that all OUT_ voltages are near ground (below the VTH_PL power low threshold). An internal programmable tracking timeout period can be selected to signal a fault and shut down the output voltages if tracking takes too long (see Table 4).

Power-supply tracking operation should be completed within the selected fault timeout period. For selected control ramps of 100V/s the normal tracking time should be approximately 50ms (5V supply, SR = 100V/s). The total tracking time is extended when the MAX6876 must vary the control slew rate to allow slow supplies to catch up. If the external FET is too small (RDS is too high for the selected load current and IN_source current), the OUT_ voltage may never reach the control ramp voltage.

Autoretry and Latch-Off Functions

The MAX6876 features latch-off or autoretry mode to power on again after a fault condition has been detect-

ed. Toggle ENABLE, I²C command bit, and TRKEN or cycle device power to clear the latch. Set bit 5 of register 09h to "1" to program the MAX6876 in latch-off mode, or "0" to program for autoretry mode. The autoretry time can be programmed with bits 2, 3, and 4 of register 09h (see Table 5). During autoretry, the gate drive remains off and FAULT remains asserted. In a master-slave application, FAULT is asserted low until all the OUT_ outputs of each device are discharged to GND, and only the master counts the autoretry time while HOLD remains low (see Table 5).

Stability Comment

No external compensation is required for tracking or slew-rate control.

Powering the MAX6876

The MAX6876 derives power from VCC or the voltage-detector inputs: IN1–IN4 (see the *Functional Diagram*). VCC (if being used) or one of the IN_ inputs must be at least +2.7V to ensure full device operation.

The highest input voltage on IN1–IN4 or V_{CC} supplies power to the device. Internal hysteresis ensures that the supply input that initially powers the device continues to power the device when multiple input voltages are within 50mV (typ) of each other.

Table 3. Program Power-Down and Power-Up

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT RANGE	DESCRIPTION
			Bit 7—If 1, reverse order of track/sequence power-down If 0, GATE_ fast pulldown
			Bit 6—If 1, OUT1 charges with internal pulldown If 0, no pulldown is allowed
13h	33h	[7:3]	Bit 5—If 1, OUT2 charges with internal pulldown If 0, no pulldown is allowed
			Bit 4—If 1, OUT3 charges with internal pulldown If 0, no pulldown is allowed
			Bit 3—If 1, OUT4 charges with internal pulldown If 0, no pulldown is allowed
		[7:6]	"00" fault power-up timer value = 25ms
			"01" fault power-up timer value = 50ms
			"10" fault power-up timer value = 100ms
0.4 h	OAh		"11" fault power-up timer value = 200ms
0Ah	2Ah		"00" fault power-down timer value = 25ms
		[5:4]	"01" fault power-down timer value = 50ms
			"10" fault power-down timer value = 100ms
			"11" fault power-down timer value = 200ms

Table 4. Setting the Slew Rate

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT RANGE	DESCRIPTION
12h	32h	Bit [7:6]	"00" track/sequence slew rate (rise or fall) = 800V/s
			"01" track/sequence slew rate (rise or fall) = 400V/s
			"10" track/sequence slew rate (rise or fall) = 200V/s
			"11" track/sequence slew rate (rise or fall) = 100V/s

Inputs

IN1-IN4

The IN1-IN4 voltage detectors monitor voltages from 1V to 5.5V in 20mV increments, or +0.5V to +3.05V in 10mV increments. Use the following equations to set the threshold voltages for IN_:

$$x = \frac{V_{TH} - 1V}{0.02V}$$

for +1V to +5.5V range.

$$x = \frac{V_{TH} - 0.5V}{0.01V}$$

for +0.5V to +3.05V range.

where V_{TH} is the desired threshold voltage and x is the decimal code for the desired threshold (Table 6). For the +1V to +5.5V range, x must equal 225 or less; otherwise, the threshold exceeds the maximum operating voltage of IN1–IN4 (Table 6). An overvoltage or undervoltage failure on an IN_ input immediately shuts down all the OUT_ outputs and generates a FAULT in the master/slave condition.

Table 5. Program Autoretry/Latch off

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT RANGE	DESCRIPTION
	29h	5	If 1, latch-on fault If 0, autoretry
		[4:2]	"000" autoretry timer value = 25µs
			"001" autoretry timer value = 12.5ms
09h			"010" autoretry timer value = 25.0ms
0911			"011" autoretry timer value = 50.0ms
			"100" autoretry timer value = 100.0ms
			"101" autoretry timer value = 200.0ms
			"110" autoretry timer value = 400.0ms
			"111" autoretry timer value = 1600.0ms

Table 6. IN1-IN4 Threshold Settings

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT RANGE	DESCRIPTION
00h	20h	[7:0]	IN1 Undervoltage Threshold $V_{TH} = 1.0 + n \times 20 \text{mV} \text{ (if } R08[7] = 0) \\ V_{TH} = 0.5 + n \times 10 \text{mV} \text{ (if } R08[7] = 1) \\ \text{where n is the register content decimal representation. Note that } V_{TH} \text{ ranges } \\ \text{must be 1V to 5.5V and 0.5V to 3.05V, respectively.}$
01h	21h	[7:0]	IN2 Undervoltage Threshold $V_{TH}=1.0+n\times20 \text{mV} \text{ (if }R08[6]=0) \\ V_{TH}=0.5+n\times10 \text{mV} \text{ (if }R08[6]=1) \\ \text{where n is the register content decimal representation. Note that }V_{TH}\text{ ranges }$ must be 1V to 5.5V and 0.5V to 3.05V, respectively.
02h	22h	[7:0]	IN3 Undervoltage Threshold $V_{TH} = 1.0 + n \times 20 \text{mV} \text{ (if } R08[5] = 0) \\ V_{TH} = 0.5 + n \times 10 \text{mV} \text{ (if } R08[5] = 1) \\ \text{where n is the register content decimal representation. Note that } V_{TH} \text{ ranges } \\ \text{must be 1V to } 5.5 \text{V} \text{ and } 0.5 \text{V to } 3.05 \text{V}, \text{ respectively.} $
03h	23h	[7:0]	IN4 Undervoltage Threshold $V_{TH} = 1.0 + n \times 20 \text{mV} \text{ (if } R08[4] = 0) \\ V_{TH} = 0.5 + n \times 10 \text{mV} \text{ (if } R08[4] = 1) \\ \text{where n is the register content decimal representation. Note that } V_{TH} \text{ ranges } \\ \text{must be 1V to } 5.5 \text{V} \text{ and } 0.5 \text{V to } 3.05 \text{V}, \text{ respectively.} $
04h	24h	[7:0]	IN1 Overvoltage Threshold $V_{TH} = 1.0 + n \times 20 \text{mV} \text{ (if } R08[7] = 0) \\ V_{TH} = 0.5 + n \times 10 \text{mV} \text{ (if } R08[7] = 1) \\ \text{where n is the register content decimal representation. Note that } V_{TH} \text{ ranges } \\ \text{must be 1V to 5.5V and 0.5V to 3.05V, respectively.}$

Table 6. IN1–IN4 Threshold Settings (continued)

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT RANGE	DESCRIPTION
05h	25h	[7:0]	IN2 Overvoltage Threshold $V_{TH} = 1.0 + n \times 20 \text{mV} \text{ (if R08[6] = 0)} \\ V_{TH} = 0.5 + n \times 10 \text{mV} \text{ (if R08[6] = 1)} \\ \text{where n is the register content decimal representation. Note that } V_{TH} \text{ ranges must be 1V to 5.5V and 0.5V to 3.05V, respectively.}$
06h	26h	[7:0]	IN3 Overvoltage Threshold $V_{TH} = 1.0 + n \times 20 \text{mV} \text{ (if R08[5] = 0)} \\ V_{TH} = 0.5 + n \times 10 \text{mV} \text{ (if R08[5] = 1)} \\ \text{where n is the register content decimal representation. Note that } V_{TH} \text{ ranges must be 1V to 5.5V and 0.5V to 3.05V, respectively.}$
07h	27h	[7:0]	IN4 Overvoltage Threshold $V_{TH}=1.0+n\times20 \text{mV} \text{ (if R08[4]}=0) \\ V_{TH}=0.5+n\times10 \text{mV} \text{ (if R08[4]}=1) \\ \text{where n is the register content decimal representation. Note that } V_{TH} \text{ ranges must be 1V to 5.5V and 0.5V to 3.05V, respectively.}$
	28h	[7:4]	Bit 7—If 0, 20mV steps in V _{TH} setting for IN1 If 1, 10mV steps in V _{TH} setting for IN1
08h			Bit 6—If 0, 20mV steps in V _{TH} setting for IN2 If 1, 10mV steps in V _{TH} setting for IN2
			Bit 5—If 0, 20mV steps in V _{TH} setting for IN3 If 1, 10mV steps in V _{TH} setting for IN3
			Bit 4—If 0, 20mV steps in V _{TH} setting for IN4 If 1, 10mV steps in V _{TH} setting for IN4

Manual Reset Input (MR)

The manual reset (\overline{MR}) input initiates a reset condition. \overline{MR} is internally pulled up to ABP through a $100k\Omega$ resistor. When \overline{MR} is low, \overline{RESET} remains low for the selected reset timeout period after \overline{MR} transitions from low to high (see the *Reset Output* (\overline{RESET}) section).

Margin Input (MARGIN)

MARGIN allows system-level testing while power supplies exceed the normal ranges. Drive MARGIN low before varying system voltages below/above the selected threshold without signaling an error. MARGIN makes it possible to vary the supplies without a need to reprogram the IN_ or PG_ thresholds and prevents tracker/sequencer alerts or faults. Drive MARGIN high or leave it floating for normal operating mode.

ENABLE

Drive logic ENABLE input high to initiate voltage tracking/sequencing during power-up operation. Drive logic

ENABLE low to initiate tracking/sequencing power-down operation. When ENABLE is not used, connect to ABP.

When the MAX6876 is configured to use the I2C on/off command, a valid I²C signal must be received before the device begins the power-up tracking/sequencing routine. The internal enable logic is an AND function of the ENABLE logic, the TRKEN logic, and the I2C control/command logic (Figure 7). When all three AND gate input variables are true (and the monitored IN/OUT voltages meet their required thresholds), turn-on is allowed. When any AND input variable becomes false, the turnoff cycle (track/sequence down) begins immediately. Drive ENABLE and TRKEN high if only the I2C command is to be used to turn on/off the device. The detectors monitoring IN_ and OUT_ voltages, and overcurrent conditions have a higher priority after a power-on routine has been initiated by the internal enable logic. If a fault occurs during the power-up cycle, the device is powered down immediately, independent of ENABLE, TRKEN, and the I2C shutdown

Table 7. Program ENABLE

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT RANGE	DESCRIPTION
09h	901	[1:0]	Bit 1—If 1, check ENABLE with I ² C enable control bit If 0, ignore ENABLE with I ² C
	29h		Bit 0—If 0, enable with $I^2C = 0$, I^2C enable command bit If 1, enable with $I^2C = 1$

Table 8. Select External Reference

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT RANGE	DESCRIPTION
11h	31h	0	Bit 0—If 1, selects external reference; 0 selects internal reference

command (Table 7). If a latch-on fault mode is chosen, a toggle on the internal enable clears the latch condition and restarts the device after a fault condition (Figure 7).

Reference Voltage Input (REFIN)

The MAX6876 features an internal +1.25V voltage reference. The voltage reference sets the threshold of the voltage detectors. Leave REFIN unconnected when using the internal reference. REFIN accepts an external reference in the +1.225V to +1.275V range. Use Table 8 commands to select the external reference.

Track Enable Input (TRKEN)

The track enable (TRKEN) monitor input is another feature of the MAX6876. To enable voltage-tracking power-up operation, drive TRKEN higher than 1.285V. When TRKEN goes below 1.25V, OUT_ outputs start tracking down. Connect TRKEN to an external resistor-divider network to set the desired monitor threshold. Connect TRKEN to ABP if not used.

SYNCH

The MAX6876 provides selectable tracking synchronization output or input (SYNCH). SYNCH allows tracking of up to 16 power supplies on the same I²C bus. One device is programmed as the SYNCH master and the other devices are programmed as slaves. SYNCH of the master device outputs the common ramp voltage to which all OUT_ voltages are tracked. The SYNCH pins of the slave devices are inputs for the ramp control voltage (no internal ramp is generated in the slave devices) (see Table 1).




Figure 7. Logic ENABLE

Monitored Outputs_ OUT1-OUT4

The MAX6876 monitors four OUT_ outputs to control the tracking/sequencing performance. After the internal supply (ABP) exceeds the minimum voltage (2.7V) requirements, TRKEN > 1.25V, the internal ENABLE input is logic high, and IN1-IN4 are all within their selected thresholds, OUT1-OUT4 will begin to track or sequence.

During power-up mode, the MAX6876 drives the gates of the external n-channel FETs to force the OUT_ voltages to track the internally set ramp voltage. If OUT_ voltages vary from the ramp voltage by more than $\pm 125 \text{mV}$, an internal comparator signals an alert that dynamically adjusts the ramp voltage (stops the ramp until the slow OUT_ catches up). During power-down mode, an internal pulldown resistor (100 Ω) on OUT_ can be enabled to help discharge load capacitance.

Table 9. GATE-Delay Time Settings

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT RANGE	DESCRIPTION
		[7:5]	"000" gate-delay timer value = 25µs
	2Fh		"001" gate-delay timer value = 12.5ms
			"010" gate-delay timer value = 25.0ms
OFb			"011" gate-delay timer value = 50.0ms
0Fh			"100" gate-delay timer value = 100.0ms
			"101" gate-delay timer value = 200.0ms
			"110" gate-delay timer value = 400.0ms
			"111" gate-delay timer value = 1600.0ms

Table 10. FAULT Power-Up and Power-Down Time Settings

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT RANGE	DESCRIPTION
OAh	0Ah 2Ah	[7:6]	Bit [7:6] "00" fault power-up timer value = 25ms "01" fault power-up timer value = 50ms "10" fault power-up timer value = 100ms "11" fault power-up timer value = 200ms
UATI		[5:4]	Bit [5:4] "00" fault power-down timer value = 25ms "01" fault power-down timer value = 50ms "10" fault power-down timer value = 100ms "11" fault power-down timer value = 200ms

Outputs

GATE

The MAX6876 features four GATE_ outputs to drive four external n-channel FET gates. The following conditions must be met before GATE_ begins enhancing the external n-channel FET_:

- 1) All monitored inputs (IN1-IN4) are above their selected thresholds (0.5V to 5.5V)
- 2) At least one IN_ input or VCC is above 2.7V
- 3) Drive ENABLE high
- 4) TRKEN > 1.25V

At power-up mode, GATE_ voltages are enhanced control loops so all OUT_ voltages track together at a user-selected slew rate. Each GATE_ is internally pulled up to 5V above its relative IN_ voltage to fully enhance the external n-channel FET when power-up is complete. In sequencing/tracking mode, a gate delay timeout is internally counted prior to the start of each control ramp (see Figures 1 and 2 and Table 9).

FAULT

The MAX6876 offers an open-drain, active-low tracking fault alarm (FAULT). FAULT asserts low when a power-up phase is not completed within the specified fault period or if tracking voltages fail by more than ±250mV. For multiple MAX6876 applications, FAULT is an input/output pin and communicates fault information between master/slave devices. Connect all FAULT pins in an ORed configuration to force simultaneous shutdown on all MAX6876s (Table 10.) See the *Typical Application Circuit*.

Power-Good Outputs (PG)

The MAX6876 features four power-good (PG_) outputs. PG_ outputs are open-drain and require external pullups.

When the OUT_ output is within the selected percentage of the IN_ voltage range (V_{TH_PG}), the corresponding PG_ output goes high impedance. PG_ stays low until the OUT_ voltage exceeds the programmable V_{TH_PG} threshold for more than t_{POK} (Table 11).

Table 11. PG Threshold Settings

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT RANGE	DESCRIPTION
			"00" IN4 to OUT4 power-good threshold = 95%
		[7.6]	"01" IN4 to OUT4 power-good threshold = 92.5%
		[7:6]	"10" IN4 to OUT4 power-good threshold = 90%
			"11" IN4 to OUT4 power-good threshold = 87.5%
			"00" IN3 to OUT3 power-good threshold = 95%
	30h	[5:0]	"01" IN3 to OUT3 power-good threshold = 92.5%
			"10" IN3 to OUT3 power-good threshold = 90%
10h			"11" IN3 to OUT3 power-good threshold = 87.5%
1011			"00" IN2 to OUT2 power-good threshold = 95%
			"01" IN2 to OUT2 power-good threshold = 92.5%
			"10" IN2 to OUT2 power-good threshold = 90%
			"11" IN2 to OUT2 power-good threshold = 87.5%
			"00" IN1 to OUT1 power-good threshold = 95%
			"01" IN1 to OUT1 power-good threshold = 92.5%
			"10" IN1 to OUT1 power-good threshold = 90%
			"11" IN1 to OUT1 power-good threshold = 87.5%

Bus Removal Output (REM)

The MAX6876 features an open-drain bus removal (REM) output. REM signals when it is safe to remove the card after a controlled track/sequence power-down operation. To initiate a power-down, drive ENABLE low or send an I²C power-down command. REM monitors OUT_ and when any of the OUT_ voltages are above the V_{TH_PL} threshold, REM stays low. When all OUT_ outputs are below V_{TH_PL}, REM goes high impedance. Connect REM to an external pullup resistor/LED chain to visually signal when it is safe to remove a powered board from the bus.

In tracking mode when REM is used in master/slave operations, connect all REM pins together. The common REM connection remains low if any OUT_ supply is above the V_{TH} PL threshold.

Overcurrent Output (OC)

The open-drain, active-low \overline{OC} output asserts low if an overcurrent condition is detected in any selected channel for longer than toc. Overcurrent conditions are determined as a differential voltage between IN_ and OUT_. \overline{OC} monitoring begins only after supply tracking or sequencing has been completed and is disabled during power-down operation (Table 12).

Reset Output (RESET)

The reset output, RESET, is an open-drain output that monitors the selected OUT_ voltages. The selected OUT_ voltages must exceed their selected PG_ thresholds for the selected reset timeout period (tRP) before RESET is deasserted. A manual reset input (MR) can assert RESET. RESET remains low while MR is low. RESET remains low for the selected reset timeout period (tRP) after MR transitions from low to high (Table 13).

Synchronization Hold Output (HOLD)

The MAX6876 features an open-drain, active-low synchronization alert output/input. HOLD communicates synchronization status between master/slave devices in multiple MAX6876 applications. When a slave device detects a tracking problem with respect to the master SYNCH signal, the slave asserts HOLD low. When tracking is back under control, the slave's HOLD is deasserted and goes high again. The HOLD output remains asserted while selected tracking IN_ inputs are below their selected thresholds (the slave device can delay a tracking start until its inputs are at their required stable voltage levels) or held low by the master when it is counting the autoretry time after a detected fault condition. Connect HOLD pins only to other MAX6876 HOLD pins.

Table 12. OC Threshold Settings

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT RANGE	DESCRIPTION
	2Dh	[7:6]	Bit [7:6] "00" IN4 to OUT4 overcurrent threshold = 97.5% "01" IN4 to OUT4 overcurrent threshold = 95% "10" IN4 to OUT4 overcurrent threshold = 92.5% "11" IN4 to OUT4 overcurrent threshold = 90%
an.		[5:0]	Bit [5:4] "00" IN3 to OUT3 overcurrent threshold = 97.5% "01" IN3 to OUT3 overcurrent threshold = 95% "10" IN3 to OUT3 overcurrent threshold = 92.5% "11" IN3 to OUT3 overcurrent threshold = 90%
0Dh			Bit [3:2] "00" IN2 to OUT2 overcurrent threshold = 97.5% "01" IN2 to OUT2 overcurrent threshold = 95% "10" IN2 to OUT2 overcurrent threshold = 92.5% "11" IN2 to OUT2 overcurrent threshold = 90%
			Bit [1:0] "00" IN1 to OUT1 overcurrent threshold = 97.5% "01" IN1 to OUT1 overcurrent threshold = 95% "10" IN1 to OUT1 overcurrent threshold = 92.5% "11" IN1 to OUT1 overcurrent threshold = 90%
	2Eh	[7:1]	Bit [7:6] "00" overcurrent timer value = 12.5ms "01" overcurrent timer value = 50ms "10" overcurrent timer value = 100ms "11" overcurrent timer value = 200ms
			Bit 5—If 1, overcurrent monitoring on OUT1 is enabled If 0, no overcurrent monitoring on OUT1
0Eh			Bit 4—If 1, overcurrent monitoring on OUT2 is enabled If 0, no overcurrent monitoring on channel 1
			Bit 3—If 1, overcurrent monitoring on OUT3 is enabled If 0, no overcurrent monitoring on OUT3
			Bit 2—If 1, overcurrent monitoring on OUT4 is enabled If 0, no overcurrent monitoring on OUT4

ARD

ABP powers the analog circuitry. Bypass ABP to GND with a 1µF ceramic capacitor installed as close to the device as possible. Do not use ABP to provide power to external circuitry.

Configuring the MAX6876

The MAX6876 factory-default configuration sets all registers to 00h. This device requires configuration before full power is applied to the system. To configure the MAX6876, first apply an input voltage greater than 2.7V to one of IN1-IN4 or VCC (see the *Powering the MAX6876* section). Next, transmit data with the serial interface. Use the block write protocol to quickly configure the device. Write to the configuration registers first,

to ensure the device is configured properly. After completing the setup procedure, use the read word protocol to read back the data from the configuration registers. Lastly, use the write word protocol to write this data to the EEPROM registers. After completing the EEPROM register configuration, apply full power to the system to begin normal operation. The nonvolatile EEPROM stores the latest configuration upon removal of power (Table 14).

Software Reboot

A command code of C4h initiates a software reboot. A software reboot allows the user to restore the EEPROM configuration to the volatile registers without cycling the power supplies.

Table 13. Program RESET

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT RANGE	DESCRIPTION
			Bit 7—If 1, OUT1 also controls RESET If 0, OUT1 does not control RESET
			Bit 6—If 1, OUT2 also controls RESET If 0, OUT2 does not control RESET
			Bit 5—If 1, OUT3 also controls RESET If 0, OUT3 does not control RESET
11h	31h	[7:1]	Bit 4—If 1, OUT4 also controls RESET If 0, OUT4 does not control RESET
			Bit [3:1] "000" reset timer value = 25µs "001" reset timer value = 12.5ms "010" reset timer value = 25.0ms "011" reset timer value = 50.0ms "100" reset timer value = 100.0ms "101" reset timer value = 200.0ms "111" reset timer value = 400.0ms "111" reset timer value = 1600.0ms

SMBus/I²C-Compatible Serial Interface

The MAX6876 features an I²C/SMBus-compatible 2-wire serial interface consisting of a serial data line (SDA) and a serial clock line (SCL). SDA and SCL facilitate bidirectional communication between the MAX6876 and the master device at clock rates up to 400kHz. Figure 10 shows the 2-wire interface timing diagram. The MAX6876 is transmit/receive slave-only, relying upon a master device to generate a clock signal. The master device (typically a microcontroller) initiates a data transfer on the bus and generates SCL to permit that transfer.

A master device communicates to the MAX6876 by transmitting the proper address followed by command and/or data words. Each transmit sequence is framed by a START (S) or REPEATED START (SR) condition and a STOP (P) condition. Each word transmitted over the bus is 8 bits long and is always followed by an acknowledge pulse.

SCL is a logic input, while SDA is an open-drain input/output. SCL and SDA both require external pullup resistors to generate the logic-high voltage. Use $4.7 \mathrm{k}\Omega$ for most applications.

Bit Transfer

Each clock pulse transfers one data bit. The data on SDA must remain stable while SCL is high (Figure 11); otherwise, the MAX6876 registers a START or STOP condition (Figure 12) from the master. SDA and SCL idle high when the bus is not busy.

Start and Stop Conditions

Both SCL and SDA idle high when the bus is not busy. A master device signals the beginning of a transmission with a START (S) condition (Figure 8) by transitioning SDA from high to low while SCL is high. The master device issues a STOP (P) condition (Figure 8) by transitioning SDA from low to high while SCL is high. A STOP condition frees the bus for another transmission. The bus remains active if a REPEATED START condition is generated, such as in the block read protocol (see Figure 11).

Early STOP Conditions

The MAX6876 recognizes a STOP condition at any point during transmission except if a STOP condition occurs in the same high pulse as a START condition. This condition is not a legal I²C format; at least one clock pulse must separate any START and STOP condition.

Table 14. Registers Summary

REGISTERS	DESCRIPTIONS
Input Undervoltage Thresholds (Registers 00h to 03h)	Input undervoltage thresholds (0.5V to 3.04V in 10mV increments or 1.0V to 5.5V in 20mV increments). Each channel's range is selected with register 08h.
Input Overvoltage Thresholds (Registers 04h to 07h)	Input overvoltage thresholds (0.5V to 3.04V in 10mV increments or 1.0V to 5.5V in 20mV increments). Each channel's range is selected with register 08h.
Tracking/Sequencing Modes	Selects if outputs are to be sequenced or tracked. Sequencing/tracking modes are defined by 4 bits for each OUT voltage of register 0Bh and 0Ch (see the <i>Track/Sequence</i> section).
Tracking/Sequencing Power-Up/Down Slew Rate	Selectable output slew rate for power-up/down mode. Selected slew is overwritten during tracking faults. Power-up/down slew rate is selected by bit [6:7] of register 12h.
Power-Up Delay Period	Power-up sequencing delay. Selects delay time for sequencing each supply. Programmable delays are selected with bit [5:7] of register 0Fh.
Power-Down Sequence/Track Behavior	Selectable power-down operation. Chooses if output voltages should be brought down in the reverse sequence from power-up mode selections or if power supplies should be simultaneously fast powered down (selected with bit 7 register 13h).
OUT Pulldown Enable	Selects if OUT_ should be internally pulled to GND when in fast shutdown or tracking fault mode (selected with bit [6:3] register 13h).
Single/Multiple Device Application	Selects if the device will be used alone or in a master/slave application. If a single application, the device can be operated in mixed sequencing/tracking modes. If multidevice application, the device can be operated in tracking mode only (selected with bit [7:6] register 09h). 00: single device 11: master device 01 or 10: slave device
Overcurrent Threshold	Selects INto-OUT_ threshold voltage for overcurrent monitoring for each channel (register 0Dh).
Power-Good Threshold	Selects INto-OUT_ threshold voltage for power-good monitoring for each channel (register 10h).
Overcurrent Assert Select	Selects which overcurrent monitors will assert the OC output (selected by bit [5:2] of reg. 0Eh).
Overcurrent Filter Period	Selects the filter time for the overcurrent monitors. OC will not assert until the overcurrent condition has existed longer than the selected filter period (selected by bit [7:6] of reg. 0Eh).
Fault Timeout Period	Selects the timeout period for sequencing/tracking completion. If sequencing/tracking operation is not complete before the fault timeout period, a FAULT alert will be signaled and all supplies will be powered down (selected by bit [7:4] of reg. 0Ah).
Fault Behavior	Selects how the device should operate during faults. Options include latch-off after fault or autoretry after fault. Autoretry delay is selectable (selected by bit 5 of reg. 09h).
Reset Assert Select	Selects which OUT detectors will assert the RESET output (selected by bit [7:4] of reg. 11h).
Reset Timeout Period Select	Selects the reset timeout period (selected by bit [3:1] of reg. 11h).
Enable the Part with I ² C Interface	Bit 0 and bit 1 of register 09h allows a micro to turn the MAX6876 on/off with the I ² C interface. While 09h[1] is 0, the part will ignore any enable command from I ² C. If 09h[1] is set to 1, then 09h[0] has to be 1 to enable the part to power on.




Figure 10. Serial-Interface Timing Details




Figure 11. Bit Transfer

SDA SCL S START CONDITION STOP CONDITION

Figure 12. Start and Stop Conditions

Repeated START Conditions

A REPEATED START (SR) condition may indicate a change of data direction on the bus. Such a change occurs when a command word is required to initiate a read operation (see Figure 12). SR may also be used when the bus master is writing to several I²C devices and does not want to relinquish control of the bus. The MAX6876 serial interface supports continuous write operations with or without an SR condition separating them. Continuous read operations require SR conditions because of the change in direction of data flow.

Acknowledge

The acknowledge bit (ACK) is the 9th bit attached to any 8-bit data word. The receiving device always gen-

erates an ACK. The MAX6876 generates an ACK when receiving an address or data by pulling SDA low during the 9th clock period (Figure 13). When transmitting data, such as when the master device reads data back from the MAX6876, the device waits for the master device to generate an ACK. Monitoring ACK allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if the receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master should reattempt communication at a later time. The MAX6876 generates a NACK after the slave address during a software reboot, while writing to the EEPROM, or when receiving an illegal memory address.




Figure 13. Acknowledge

Slave Address

The MAX6876 slave address conforms to the following table:

SA7 (MSB)	SA6	SA5	SA4	SA3	SA2	SA1	SA0 (LSB)
1	0	1	0	A1	A0	Χ	R/W

X = Don't care.

SA7-SA4 represent the standard 2-wire interface address (1010) for devices with EEPROM. SA3 and SA2 correspond to the A1 and A0 address inputs of the MAX6876 (hardwired as logic low or logic high). SA0 is a read/write flag bit (0 = write, 1 = read).

The A0 and A1 address inputs allow up to four MAX6876s to connect to one bus. Connect A0 and A1 to GND or to HBP (see Figure 14).

Send Byte

The send byte protocol allows the master device to send one byte of data to the slave device (see Figure 15). The send byte presets a register pointer address for a subsequent read or write. The slave sends a NACK instead of an ACK if the master tries to send an address that is not allowed. If the master sends C0h or C1h, the data is ACK, because this could be the start of the write block or read block. If the master sends a stop condition, the internal address pointer does not change. If the master

sends C4h, this signifies a software reboot. The send byte procedure follows:

- 1) The master sends a start condition.
- 2) The master sends the 7-bit slave address and a write bit (low).
- 3) The addressed slave asserts an ACK on SDA.
- 4) The master sends an 8-bit data byte.
- 5) The addressed slave asserts an ACK on SDA.
- 6) The master sends a stop condition.

Write Byte/Word

The write byte/word protocol allows the master device to write a single byte in the register bank, preset an EEPROM (configuration or user) address for a subsequent read, or to write a single byte to the configuration EEPROM (see Figure 15). The write byte/word procedure follows:

- 1) The master sends a start condition.
- The master sends the 7-bit slave address and a write bit (low).
- 3) The addressed slave asserts an ACK on SDA.
- 4) The master sends an 8-bit command code.
- 5) The addressed slave asserts an ACK on SDA.
- 6) The master sends an 8-bit data byte.
- 7) The addressed slave asserts an ACK on SDA.




Figure 14. Slave Address

- 8) The master sends a stop condition or sends another 8-bit data byte.
- 9) The addressed slave asserts an ACK on SDA.
- 10) The master sends a stop condition.

To write a single byte to the register bank, only the 8-bit command code and a single 8-bit data byte are sent. The command code must be in the range of 00h to 13h to write on RAM or 20h to 33h to write on EEPROM. The data byte is written to the register bank if the command code is valid. The slave generates a NACK at step 5 if the command code is invalid.

Block Write

The block write protocol allows the master device to write a block of data (1 to 16 bytes) to the EEPROM or to the register bank (see Figure 15). The destination address must already be set by the send byte or write byte protocol. If the number of bytes to be written causes the address pointer to exceed 13h for the configuration register (or 33h for the configuration EEPROM), the address pointer stays at 13h (or 33h), overwriting this memory address with the remaining bytes of data. The last data byte sent is stored at register address 13h (or 33h). The block write procedure follows:

- 1) The master sends a start condition.
- 2) The master sends the 7-bit slave address and a write bit (low).
- 3) The addressed slave asserts an ACK on SDA.

- 4) The master sends the 8-bit command code for block write (83h).
- 5) The addressed slave asserts an ACK on SDA.
- 6) The master sends the 8-bit byte count (1 to 16 bytes), N.
- 7) The addressed slave asserts an ACK on SDA.
- 8) The master sends 8 bits of data.
- 9) The addressed slave asserts an ACK on SDA.
- 10) Repeat steps 8 and 9 N 1 times.
- 11) The master generates a stop condition.

Block Read

The block read protocol allows the master device to read a block of 16 bytes from the EEPROM or register bank (see Figure 15). Read fewer than 16 bytes of data by issuing an early STOP condition from the master, or by generating a NACK with the master. The send byte or write byte protocol predetermines the destination address with a command code of C1h. The block read procedure follows:

- 1) The master sends a start condition.
- The master sends the 7-bit slave address and a write bit (low).
- 3) The addressed slave asserts an ACK on SDA.
- 4) The master sends 8 bits of the block read command (C1h).
- 5) The slave asserts an ACK on SDA, unless busy.

SEND BYTE FORMAT WRITE WORD FORMAT **ADDRESS** WR WR ACK DATA ACK **ADDRESS** ACK COMMAND ACK DATA ACK DATA ACK 7 bits 8 bits 7 bits 8 bits 8 bits 8 bits Slave Address-Data Byte-presets the Slave Address-Write Address of Data Byte-Data Byte-Data goes into Data goes into the register you are equivalent to chipinternal address pointer. equivalent to chipwriting to. the register set by the next register set by select line of a 3select line of a 3wire interface. wire interface. the command. the command WRITE BYTE FORMAT WR Р S **ADDRESS** ACK COMMAND ACK DATA ACK 7 bits 8 bits 8 bits Slave Address-Command Byte-Data Byte-data goes into the register set by the command. equivalent to chipselects register select line of a 3you are writing to. wire interface. **BLOCK WRITE FORMAT** BYTE DATA BYTE DATA BYTE DATA BYTE **ADDRESS** WR ACK COMMAND ACK ACK ACK ACK ACK Р COUNT= N 7 bits 0 8 bits 8 bits 8 bits 8 bits 8 bits Slave Address-Command Byte-Data Byte-data goes into the register set by the equivalent to chipprepares device select line of a 3for block wire interface. operation. **BLOCK READ FORMAT**

S	ADDRESS	WR	ACK	COMMAND	ACK	SR	ADDRESS	WR	ACK	BYTE COUNT= 16	ACK	DATA BYTE 1	ACK	DATA BYTE	ACK	DATA BYTE N	ACK	Р
	7 bits	0		8 bits			7 bits	0		10h		8 bits		8 bits		8 bits		

Slave Addressequivalent to chipselect line of a 3wire interface.

Command Byteprepares device for block operation.

Slave Addressequivalent to chipselect line of a 3wire interface.

Data Byte-data goes into the register set by the command byte.

S = Start condition. P = Stop condition. Shaded = Slave transmission. SR = Repeated start condition.

Figure 15. SMBus/I²C Protocols

Table 15. Configuration of Lock Bit

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	BIT RANGE	DESCRIPTION
13h	33h	0	If 1, configuration registers are locked
1311	3311	2	If 0, configuration registers unlocked

- 6) The master generates a repeated start condition.
- 7) The master sends the 7-bit slave address and a read bit (high).
- 8) The slave asserts an ACK on SDA.
- 9) The slave sends the 8-bit byte count (16).
- 10) The master asserts an ACK on SDA.
- 11) The slave sends 8 bits of data.
- 12) The master asserts an ACK on SDA.
- 13) Repeat steps 8 and 9 fifteen times.
- 14) The master generates a stop condition.

Address Pointers

Use the send byte protocol to set the register address pointers before read and write operations. For the configuration registers, valid address pointers range from 00h to 13h. Register addresses outside of this range result in a NACK being issued from the MAX6876. When using the block write protocol, the address pointer automatically increments after each data byte, except when the address pointer is already at 13h. If the address pointer is already 13h, and more data bytes are being sent, these subsequent bytes overwrite address 13h repeatedly, leaving only the last data byte sent stored at this register address.

For the configuration EEPROM, valid address pointers range from 20h to 33h. When using the block write protocol, the address pointer automatically increments after each data byte, except when the address pointer is already at 33h. If the address pointer is already 33h, and more data bytes are being sent, these subsequent bytes overwrite address 33h repeatedly, leaving only the last data byte sent stored at this register address.

Configuration EEPROM

The configuration EEPROM addresses range from 20h to 33h. Write data to the configuration EEPROM to automatically set up the MAX6876 upon power-up. Data transfers from the configuration EEPROM to the configuration registers when ABP exceeds UVLO during power-up. After ABP exceeds UVLO, an internal 1MHz clock starts after a 5µs delay, and data transfer begins. Data transfer disables access to the configuration registers and EEPROM. The data transfer from EEPROM to the configuration registers takes 2ms (max). Read configuration EEPROM data at any time after power-up or software reboot. Write commands to the configuration EEPROM are allowed at any time, unless the configuration lock bit is set (see Table 15). The maximum cycle time to write a single byte is 11ms (max).

Configuration Register Bank and EEPROM

The configuration registers can be directly modified with the serial interface without modifying the EEPROM, after the power-up procedure terminates and the configuration EEPROM data has been loaded into the configuration register bank. Use the write byte or block write protocols to write directly to the configuration registers. Changes to the configuration registers are lost upon power removal.

At device power-up, the register bank loads configuration data from the EEPROM. Configuration data can be directly altered in the register bank during application development, allowing maximum flexibility. Transfer the new configuration data byte-by-byte to the configuration EEPROM with the write byte protocol. The next device power-up or software reboot automatically loads the new configuration (Table 16).

Table 16. Register Map

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	READ/WRITE	DESCRIPTION
00h	20h	R/W	IN1 Undervoltage Threshold Value (V _{TH}): $V_{TH} = 1.0 + n \times 20 \text{mV} \text{ (if R08[7] = 0)} \\ V_{TH} = 0.5 + n \times 10 \text{mV} \text{ (if R08[7] = 1)} \\ \text{where n is the register content decimal representation. Note that V}_{TH} \\ \text{ranges must be 1V to 5.5V and 0.5V to 3.05V, respectively.}$
01h	21h	R/W	IN2 Undervoltage Threshold Value (V _{TH}): $V_{TH} = 1.0 + n \times 20 \text{mV} \text{ (if R08[6] = 0)} \\ V_{TH} = 0.5 + n \times 10 \text{mV} \text{ (if R08[6] = 1)} \\ \text{where n is the register content decimal representation. Note that V}_{TH} \\ \text{ranges must be 1V to 5.5V and 0.5V to 3.05V, respectively.}$
02h	22h	R/W	IN3 Undervoltage Threshold Value (V_{TH}): $V_{TH} = 1.0 + n \times 20 \text{mV} \text{ (if R08[5]} = 0)$ $V_{TH} = 0.5 + n \times 10 \text{mV} \text{ (if R08[5]} = 1)$ where n is the register content decimal representation. Note that V_{TH} ranges must be 1V to 5.5V and 0.5V to 3.05V, respectively.
03h	23h	R/W	IN4 Undervoltage Threshold Value (V_{TH}): $V_{TH} = 1.0 + n \times 20 \text{mV} \text{ (if R08[4] = 0)}$ $V_{TH} = 0.5 + n \times 10 \text{mV} \text{ (if R08[4] = 1)}$ where n is the register content decimal representation. Note that V_{TH} ranges must be 1V to 5.5V and 0.5V to 3.05V, respectively.
04h	24h	R/W	IN1 Overvoltage Threshold Value (V _{TH}): $V_{TH} = 1.0 + n \times 20 \text{mV} \text{ (if R08[7] = 0)} \\ V_{TH} = 0.5 + n \times 10 \text{mV} \text{ (if R08[7] = 1)} \\ \text{where n is the register content decimal representation. Note that VTH ranges must be 1V to 5.5V and 0.5V to 3.05V, respectively.}$
05h	25h	R/W	IN2 Overvoltage Threshold Value (V _{TH}): $V_{TH} = 1.0 + n \times 20 \text{mV} \text{ (if R08[6]} = 0) \\ V_{TH} = 0.5 + n \times 10 \text{mV} \text{ (if R08[6]} = 1) \\ \text{where n is the register content decimal representation. Note that V}_{TH} \\ \text{ranges must be 1V to 5.5V and 0.5V to 3.05V, respectively.}$
06h	26h	R/W	IN3 Overvoltage Threshold Value (V _{TH}): $V_{TH} = 1.0 + n \times 20 \text{mV} \text{ (if R08[5]} = 0) \\ V_{TH} = 0.5 + n \times 10 \text{mV} \text{ (if R08[5]} = 1) \\ \text{where n is the register content decimal representation. Note that V}_{TH} \\ \text{ranges must be 1V to 5.5V and 0.5V to 3.05V, respectively.}$

Table 16. Register Map (continued)

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	READ/WRITE	DESCRIPTION
07h	27h	R/W	IN4 Overvoltage Threshold Value (V _{TH}): $V_{TH} = 1.0 + n \times 20 \text{mV} \text{ (if R08[4]} = 0)$ $V_{TH} = 0.5 + n \times 10 \text{mV} \text{ (if R08[4]} = 1)$ where n is the register content decimal representation. Note that V _{TH} ranges must be 1V to 5.5V and 0.5V to 3.05V, respectively.
			Bit 7—If 0, 20mV steps in V _{TH} setting for IN1 If 1, 10mV steps in V _{TH} setting for IN1
			Bit 6—If 0, 20mV steps in V _{TH} setting for IN2 If 1, 10mV steps in V _{TH} setting for IN2
			Bit 5—If 0, 20mV steps in V _{TH} setting for IN3 If 1, 10mV steps in V _{TH} setting for IN3
			Bit 4—If 0, 20mV steps in V _{TH} setting for IN4 If 1, 10mV steps in V _{TH} setting for IN4
08h	28h	R/W	Bit 3—UV1 or OV1 Fault (read only for register address). If 1, IN1 is under undervoltage threshold or over overvoltage threshold. If 0, IN1 is over undervoltage threshold and under overvoltage threshold.
			Bit 2—UV2 or OV2 Fault (read only for register address). If 1, IN2 is under undervoltage threshold or over overvoltage threshold. If 0, IN2 is over undervoltage threshold and under overvoltage threshold.
			Bit 1—UV3 or OV3 Fault (read only for register address). If 1, IN3 is under undervoltage threshold or over overvoltage threshold. If 0, IN3 is over undervoltage threshold and under overvoltage threshold.
			Bit 0—UV4 or OV4 Fault (read only for register address). If 1, IN4 is under undervoltage threshold or over overvoltage threshold. If 0, IN4 is over undervoltage threshold and under overvoltage threshold.
			Bit [7:6] If "00" the device configuration is a single device If "01" the device configuration is multiple devices, slave If "10" the device configuration is multiple devices, slave If "11" the device configuration is multiple devices, master
			Bit 5—If 1, latch-on fault If 0, autoretry
09h	29h	R/W	Bit [4:2] "000" autoretry timer value = 25µs "001" autoretry timer value = 12.5ms "010" autoretry timer value = 25.0ms "011" autoretry timer value = 50.0ms "100" autoretry timer value = 100.0ms "101" autoretry timer value = 200.0ms "111" autoretry timer value = 400.0ms "111" autoretry timer value = 1600.0ms
			Bit 1—If 1, check I ² C enable bit If 0, ignore I ² C enable bit
			Bit 0—If 1 and 09h[1] = 1, I ² C enabled If 0 and 09h[1] = 1, I ² C disabled

Table 16. Register Map (continued)

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	READ/WRITE	DESCRIPTION
			Bit [7:6] "00" fault power-up timer value = 25ms "01" fault power-up timer value = 50ms "10" fault power-up timer value = 100ms "11" fault power-up timer value = 200ms
0Ah	2Ah	R/W	Bit [5:4] "00" fault power-down timer value = 25ms "01" fault power-down timer value = 50ms "10" fault power-down timer value = 100ms "11" fault power-down timer value = 200ms
			Bit 3—Reserved (write 0's for EEPROM writes) Bit 2—Reserved (write 0's for EEPROM writes) Bit 1—Reserved (write 0's for EEPROM writes) Bit 0—Reserved (write 0's for EEPROM writes)
0Bh	2Bh	R/W	Bit 7—If 1, OUT4 on ramp 2 Bit 6—If 1, OUT3 on ramp 2 Bit 5—If 1, OUT2 on ramp 2 Bit 4—If 1, OUT1 on ramp 2 Bit 3—If 1, OUT4 on ramp 1 Bit 2—If 1, OUT3 on ramp 1 Bit 1—If 1, OUT2 on ramp 1 Bit 0—If 1, OUT1 on ramp 1
0Ch	2Ch	R/W	Bit 7—If 1, OUT4 on ramp 4 Bit 6—If 1, OUT3 on ramp 4 Bit 5—If 1, OUT2 on ramp 4 Bit 4—If 1, OUT1 on ramp 4 Bit 3—If 1, OUT4 on ramp 3 Bit 2—If 1, OUT3 on ramp 3 Bit 1—If 1, OUT2 on ramp 3 Bit 0—If 1, OUT1 on ramp 3
			Bit [7:6] "00" IN4 to OUT4 overcurrent threshold = 97.5% "01" IN4 to OUT4 overcurrent threshold = 95% "10" IN4 to OUT4 overcurrent threshold = 92.5% "11" IN4 to OUT4 overcurrent threshold = 90% Bit [5:4] "00" IN3 to OUT3 overcurrent threshold = 97.5% "01" IN3 to OUT3 overcurrent threshold = 95% "10" IN3 to OUT3 overcurrent threshold = 92.5% "11" IN3 to OUT3 overcurrent threshold = 90%
0Dh	2Dh	R/W	Bit [3:2] "00" IN2 to OUT2 overcurrent threshold = 97.5% "01" IN2 to OUT2 overcurrent threshold = 95% "10" IN2 to OUT2 overcurrent threshold = 92.5% "11" IN2 to OUT2 overcurrent threshold = 90% Bit [1:0] "00" IN1 to OUT1 overcurrent threshold = 97.5% "01" IN1 to OUT1 overcurrent threshold = 95% "10" IN1 to OUT1 overcurrent threshold = 92.5%

Table 16. Register Map (continued)

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	READ/WRITE	DESCRIPTION
			Bit [7:6] "00" overcurrent timer value = 12.5ms "01" overcurrent timer value = 50ms "10" overcurrent timer value = 100ms "11" overcurrent timer value = 200ms
			Bit 5—If 1, overcurrent monitoring on OUT1 is enabled If 0, no overcurrent monitoring on OUT1
0Eh	2Eh	R/W	Bit 4—If 1, overcurrent monitoring on OUT2 is enabled If 0, no overcurrent monitoring on OUT2
			Bit 3—If 1, overcurrent monitoring on OUT3 is enabled If 0, no overcurrent monitoring on OUT3
			Bit 2—If 1, overcurrent monitoring on OUT4 is enabled If 0, no overcurrent monitoring on OUT4
			Bit [1:0] Not used Bit [7:5] "000" gate1-delay timer value = 25µs "001" gate1-delay timer value = 12.5ms "010" gate1-delay timer value = 25.0ms "011" gate1-delay timer value = 50.0ms "100" gate1-delay timer value = 100.0ms "101" gate1-delay timer value = 200.0ms "111" gate1-delay timer value = 400.0ms "111" gate1-delay timer value = 1600.0ms
0Fh	2Fh	R/W	Bit 4—Not used Bit 3—OC1 overcurrent fault (read only for register address). If 1, OC1 is
			overcurrent. If 0, OC1 is not overcurrent.
			Bit 2—OC2 overcurrent fault (read only for register address). If 1, OC2 is overcurrent. If 0, OC2 is not overcurrent.
			Bit 1—OC3 overcurrent fault (read only for register address). If 1, OC3 is overcurrent. If 0, OC3 is not overcurrent.
			Bit 0—OC4 overcurrent fault (read only for register address). If 1, OC4 is overcurrent. If 0, OC4 is not overcurrent.
			Bit [7:6] "00" IN4 to OUT4 power-good threshold = 95% "01" IN4 to OUT4 power-good threshold = 92.5% "10" IN4 to OUT4 power-good threshold = 90% "11" IN4 to OUT4 power-good threshold = 87.5%
101	001	DM	Bit [5:4] "00" IN3 to OUT3 power-good threshold = 95% "01" IN3 to OUT3 power-good threshold = 92.5% "10" IN3 to OUT3 power-good threshold = 90% "11" IN3 to OUT3 power-good threshold = 87.5%
10h	30h	R/W	Bit [3:2] "00" IN2 to OUT2 power-good threshold = 95% "01" IN2 to OUT2 power-good threshold = 92.5% "10" IN2 to OUT2 power-good threshold = 90% "11" IN2 to OUT2 power-good threshold = 87.5%
			Bit [1:0] "00" IN1 to OUT1 power-good threshold = 95% "01" IN1 to OUT1 power-good threshold = 92.5% "10" IN1 to OUT1 power-good threshold = 90% "11" IN1 to OUT1 power-good threshold = 87.5%

Table 16. Register Map (continued)

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	READ/WRITE	DESCRIPTION
			Bit 7—If 1, OUT1 also controls RESET If 0, OUT1 does not control RESET
			Bit 6—If 1, OUT2 also controls RESET If 0, OUT2 does not control RESET
			Bit 5—If 1, OUT3 also controls RESET If 0, OUT3 does not control RESET
11h	31h	R/W	Bit 4—If 1, OUT4 also controls RESET If 0, OUT4 does not control RESET
			Bit [3:1] "000" reset timer value = 25µs "001" reset timer value = 12.5ms "010" reset timer value = 25.0ms "011" reset timer value = 50.0ms "100" reset timer value = 100.0ms "101" reset timer value = 200.0ms "110" reset timer value = 400.0ms "111" reset timer value = 1600.0ms Bit 0. If 1, selects external reference, if 0 internal reference selected
			Bit [7:6] "00" track/sequence slew rate (rise or fall) = 800V/s "01" track/sequence slew rate (rise or fall) = 400V/s "10" track/sequence slew rate (rise or fall) = 200V/s "11" track/sequence slew rate (rise or fall) = 100V/s
12h	32h	R/W	Bit [5:3] Not used
			Bit 2—Reserved (write 0's for EEPROM writes)
			Bit 1—Reserved (write 0's for EEPROM writes) Bit 0—Reserved (write 0's for EEPROM writes)
			Bit 7—If 1, reverse order of track/sequence power-down If 0, GATE_ fast pulldown
			Bit 6—If 1, OUT1 pulldown with 100 Ω If 0, OUT1 100 Ω pulldown disabled
			Bit 5—If 1, it is possible to discharge OUT2 with a pulldown If 0, no pulldown is allowed
13h	33h	R/W	Bit 4—If 1, it is possible to discharge OUT3 with a pulldown If 0, no pulldown is allowed
			Bit 3—If 1, it is possible to discharge OUT4 with a pulldown If 0, no pulldown is allowed
			Bit 2—If 1, configuration registers are locked If 0, configuration registers unlocked
			Bit [1:0] not used
14h	34h	_	Reserved. Should not be overwritten.
15h	35h	_	Reserved. Should not be overwritten.
16h	36h	_	Reserved. Should not be overwritten.

Table 16. Register Map (continued)

REGISTER ADDRESS	EEPROM MEMORY ADDRESS	READ/WRITE	DESCRIPTION
17h	37h	_	Reserved. Should not be overwritten.
401	001		Reserved. Should not be overwritten.
18h	38h	_	Reserved. Should not be overwritten.
10h	2015		Reserved. Should not be overwritten.
19h	39h	_	Reserved. Should not be overwritten.
1Ah	3Ah		Reserved. Should not be overwritten.
IAII	SAIT		Reserved. Should not be overwritten.
1Bh	3Bh		Reserved. Should not be overwritten.
IDII	ЭБП	_	Reserved. Should not be overwritten.
1Ch	3Ch		Reserved. Should not be overwritten.
TCIT	3011		Reserved. Should not be overwritten.
			Reserved. Should not be overwritten.
			Reserved. Should not be overwritten.
1Dh	3Dh	_	Reserved. Should not be overwritten.
			Reserved. Should not be overwritten.
1Eh	3Eh	_	Reserved. Should not be overwritten.
			Reserved. Should not be overwritten.
			Reserved. Should not be overwritten.
			Reserved. Should not be overwritten.
1Fh	3Fh		Reserved. Should not be overwritten.
IFII	SEII	_	Reserved. Should not be overwritten.
			Reserved. Should not be overwritten.
			Reserved. Should not be overwritten.
			Reserved. Should not be overwritten.

_Applications Information

Layout and Bypassing

For better noise immunity, bypass each of the voltage-detector inputs to GND with 0.1µF capacitors installed as close to the device as possible. Bypass ABP to GND with 1µF capacitors installed as close to the device as possible. ABP is an internally generated voltage and should not be used to supply power to external circuitry.

Configuration Latency Period


A delay of less than 5µs occurs between writing to the configuration registers and the time when these

changes actually take place, unless when changing one of the voltage detector's thresholds. Changing a voltage-detector threshold typically takes 150µs. When changing EEPROM contents, software reboot or cycling of power is required for these changes to transfer to volatile memory.

_____Chip Information


PROCESS: BICMOS

Typical Application Circuits



Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



			CC	MMON	DIMENS	ONS						EXPO	ISED PA	D VARI	ATIONS			DOWN
PKG.		36L 6x6			40L 6x6			48L 6x6	,	1	PKG.		DZ			E2		BONDS
SYMBO	. MN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	1	CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80]	T3666-1	3,60	3.70	3.80	3,60	3.70	3.80	NO
A1	0	0.02	0.05	0	0.02	0.05	0	-	0.05]	T3666-2	3,60	3,70	3.80	3,60	3,70	3.80	YES
A2		0.20 REF			0.20 REF			0.20 REF]	T3666-3	3.60	3.70	3.80	3.60	3.70	3.80	NO
b	0.20	0.25	D.3D	0.20	0.25	0.30	0,15	0,20	0.25	1	T4066-1	4.00	4.10	4.20	4.00	4.10	4.20	NO
D	5.90	6.00	6.10	5,90	6.00	6.10	5.90	6,00	6,10	1	T4066-2	4.00	4.10	_		4.10	4.20	YES
E	5.90	6.00 0.50 BSC	6.10	5.90	6.00 0.50 BSC	6.10	5.90	6.00 0.40 BSC	6.10	1	T4066-3	4.00	4,10	4.20		4.10	4.20	YES
e k	0.25	0.50 850	_	0.25	J.50 BSC	-	0.25	0.40 BSC	0.45	1	T4066-4	4.00	4,10	_		4.10	4.20	NO
Ť	0.25	0.55	D.65	0.30	0.40	0.50	0.40	0.50	0.60	ł	T4066-5	4.00		4.20	-	4.10	4.20	NO
11	0.40	0.33	0.65	0.30	0.40	0.30	0.30	0.40	0.50	ł	T4866-1	4.20	4.30	4.40	4.20	4.30	4.40	YES
N N	_	36			40		GIDO	48	GLOC	1								
ND	+	9			10			12		1								
_										-								
ND		9			10			12										
ND NE JEDEC TES: DIMENSI ALL DIMI N IS THE THE TER SPP-012 ZONE IN	ENSIONS TOTAL N MINAL #1 DETAILS DICATED.	9 9 WJJD-1 TOLERA ARE IN M IUMBER I IDENTIF S OF TER THE TER LIES TO	DF TERM DF TERM IER AND MINAL # RMINAL #	ERS. AN IINALS. TERMIN 1 IDENT 1 IDENT	10 10 WJJD-2 M TO AS GLES AI IAL NUM IFIER AF IFIER M	RE IN DE IBERING RE OPTIC AY BE EI	CONVE NAL, BU THER A	12 12 12 - NTION S	BE LOC	ONFORM T ATED WIT ED FEATU 25 mm ANE	JRE.	1						
ND NE JEDEC TES: DIMENSI ALL DIMI N IS THE THE TER SPP-012 ZONE IN DIMENSI FROM TE	TOTAL N MINAL #1 DETAILS DICATED. ON b APP	9 9 WAND-1 TOLERA ARE IN M UMBER (IDENTIF S OF TER THE TER LIES TO TIP.	DF TERM DF TERM IER AND MINAL # RMINAL # METALLI	ERS. AN IINALS. TERMIN 1 IDENT 1 IDENT ZED TEI	10 10 WJJD-2 M TO AS GLES AI IAL NUM IFIER AF IFIER M RMINAL	RE IN DE IBERING RE OPTIC AY BE EI AND IS M	CONVE NAL, BU THER A	12 12 12 - NTION S JT MUST MOLD C	BE LOC. OR MARK WEEN 0.2	ATED WIT	HIN THE JRE. 0 0.30 mm	1						
ND NE JEDEC TES: DIMENSI ALL DIMI N IS THE THE TER SPP-012 ZONE IN DIMENSI FROM TE	ENSIONS TOTAL N MINAL #1 DETAILS DICATED. ON b APP ERMINAL	9 9 WAJD-1 TOLERA ARE IN M IUMBER IDENTIF S OF TER THE TER LIES TO TIP. R TO THI	DF TERM IER AND MINAL # RMINAL # METALLI E NUMBE	ERS. AN IINALS. TERMIN 1 IDENT 1 IDENT 2 IDENT ZED TEI	10 10 10 WJJD-2 M TO AS GLES AI IAL NUM IFIER AF IFIER M RMINAL	RE IN DE IBERING RE OPTIC AY BE EI AND IS M	CONVE DNAL, BU THER A MEASUR	12 12 12 - NTION S JT MUST MOLD C	BE LOC. OR MARK WEEN 0.2	ATED WIT ED FEATU 25 mm ANI	HIN THE JRE. 0 0.30 mm							
MD NE JEDEC TES: DIMENSI ALL DIMI N IS THE THE TER SPP-012 ZONE IN DIMENSI FROM TE ND AND DEPOPL	ENSIONS TOTAL N MINAL #1 DETAILS DICATED. ON b APP ERMINAL	9 9 WAJD-1 TOLERA ARE IN M IUMBER I IDENTIF S OF TER THE TER LIES TO TIP. R TO THIS S POSSII	IILLIMET OF TERM IER AND MINAL # METALLI E NUMBE	ERS. AN IINALS. TERMIN 1 IDENT 1 IDENT 2 IDENT 2 IDENT 3 IDENT 3 IDENT 3 IDENT 4 IDENT 5 IDENT 5 IDENT 5 IDENT 6 IDENT	10 10 10 WAND-2 M TO AS GLES AI IAL NUM IFIER AF IFIER M RMINAL ERMINAL TRICAL	RE IN DE IBERING RE OPTIC AY BE EI AND IS INS ON EA	CONVE DNAL, BU THER A MEASUR ACH D A	12 12 12 - NTION S JT MUST MOLD C ED BETV	T BE LOC. OR MARK WEEN 0.2 DE RESPI	ATED WIT ED FEATU 25 mm AND ECTIVELY	HIN THE JRE. 0 0.30 mm		DAI	LLA	\$ 4	1/1	<i>1</i> i	ΧI

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.