

AK4373

Low Power Stereo DAC with HP/SPK-Amp

GENERAL DESCRIPTION

The AK4373 is a low power stereo 24bit DAC with an integrated stereo headphone amplifier and a monaural speaker driver. It can be used for a variety of portable audio and media player applications, including game consoles, dedicated headphone drivers, personal navigation devices, and portable media players. The output drivers can be configured for three unique use cases: mono speaker driver or single-ended ac-coupled headphones which can be used as stereo line-out, DC-coupled BTL headphones and Pseudo Cap-less. The AK4373 operates off of a low-voltage power supply, ranging from 2.2V to 3.6V. The output amplifiers operate at up to 4.0V of the headphone power supply. The device is packaged in a space-saving 32-pin QFN package.

¸ **Power Supply:**

Analog (AVDD): 2.2 to 3.6V Digital (DVDD): 1.6 to 3.6V Driver (HVDD): 2.2 to 4.0V

- ¸ **Power Consumption:**
- **11.9mW headphone playback**
- ¸ **Ta = -30 ~ +85**°**C**
- ¸ **Package: 32-pin QFN (5mm x 5mm, 0.5mm pitch)**
- ¸ **Pin/Register compatible with AK4343**

■ **Block Diagram**

Figure 1. Block Diagram (Single-ended mode, HPBTL bit =PSEUDO bit = "0")

Figure 2. Block Diagram (Differential mode, HPBTL bit = "1", PSEUDO bit = "0")

Figure 3. Block Diagram (Pseudo cap-less mode, HPBTL bit = "0", PSEUDO bit = "1")

[AK4373]

■ Ordering Guide

■ Pin Layout

■ Comparison table between AK4343 and AK4373

1. Function

2. Pin

3. Register

 \blacksquare These bits were added to the AK4373.

These bits were removed from the AK4343.

These bits name were changed.

AsahiKASEI

These bits were removed from the AK4343.

PIN/FUNCTION No. Pin Name I/O Function 1 NC -No Connect Pin No internal bonding. This pin should be open or connected to the ground. $\begin{array}{|c|c|c|c|c|c|c|c|c|} \hline \text{2} & \text{VCOM} & \text{0} & \text{Common Voltage Output Pin, 0.5 x AVDD} \ \hline \end{array}$ Bias voltage of DAC outputs. 3 VSS1 - Analog Ground Pin 4 AVDD - Analog Power Supply Pin $2.2 \sim 3.6V$ $\begin{array}{c|c|c|c|c} 5 & \text{VCOC} & \text{O} & \text{Output Pin for Loop Filter of PLL Circuit} \end{array}$ This pin must be connected to VSS1 with one resistor and capacitor in series. $\begin{array}{|c|c|c|c|c|c|}\n\hline\n6 & 12C & \text{I} & \text{Control Mode Select Pin} \\
\hline\nI & \text{Cortrol Mode Select Pin} & \text{I} & \text{I} & \text{I} & \text{I} \\
\hline\n\end{array}$ "H": I²C Bus, "L": 3-wire Serial 7 PDN I Power-Down Mode Pin "H": Power-up, "L": Power-down, reset and initialization of the control register. The AK4373 must be reset once upon power-up. 8 CSN CAD0 I Chip Select Pin (I2C pin = "L": 3-wire Serial Mode) ontrol Data Clock Pin (I2C pin = "L": 3-wire Serial Mode)

SCL I Control Data Clock Pin (I2C pin = "H": I²C Bus Mode) CDTI I Control Data Input Pin (I2C pin = "L": 3-wire Serial Mode) 10 SDA I/O Control Data Input Pin (I2C pin = "H": I²C Bus Mode) 11 | SDTI | I | Audio Serial Data Input Pin 12 NC -No Connect Pin No internal bonding. This pin should be open or connected to the ground. 13 LRCK I/O Input / Output Channel Clock Pin 14 BICK I/O Audio Serial Data Clock Pin 15 DVDD - Digital Power Supply Pin. 1.6 ∼ 3.6V 16 VSS3 - Digital Ground Pin 17 | MCKI | I | External Master Clock Input Pin 18 MCKO O Master Clock Output Pin

Note 1. All input pins must not be left floating.

Note 2. DVDD or VSS3 voltage must be input to I2C pin.

Note 3. All analog input pins (MIN+/- pins) must be supplied signal via AC-coupling capacitor.

Note 4. Analog output pins (HPL, HPR, LOUT, and ROUT pins) must deliver signal via AC-coupling capacitor except speaker output (SPP, SPN pins) and headphone output in Differential mode (HPL+/- and HPR+/- pins) and headphone output in Pseudo cap-less mode (HPL and HPR pins).

■ Handling of Unused Pin

The unused I/O pins must be processed appropriately as below.

ABSOLUTE MAXIMUM RATINGS

Note 5. All voltages are with respect to ground.

Note 6. VSS1, VSS2 and VSS3 must be connected to the same analog ground plane.

Note 7. I2C, MIN+, MIN- pin

Note 8. PDN, CSN/CAD0, CCLK/SCL, CDTI/SDA, SDTI, LRCK, BICK, MCKI pins

Pull-up resistors at SDA and SCL pins must be connected to $(DVDD+0.3)V$ or less voltage.

Note 9. In case that the exposed pad is connected to the ground and PCB drawing density is 100%.This power is the AK4373 internal dissipation that does not include power of externally connected speaker and headphone.

WARNING: Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.

[Note 5. All voltages are with respect to ground.](#page-9-0)

Note 10. The power-up sequence between AVDD, DVDD and HVDD is not critical. When only AVDD or HVDD is powered OFF, the power supply current of DVDD at power-down mode may be increased. DVDD must not be powered OFF while AVDD or HVDD is powered ON.

* AKM assumes no responsibility for the usage beyond the conditions in this datasheet.

ANALOG CHARACTERISTICS

 $(Ta=25°C; AVDD=DVDD=HVDD=3.3V; VSS1=VSS2=VSS3=0V; fs=44.1kHz, BICK=64fs;$

Signal Frequency=1kHz; 24bit Data; Measurement frequency=20Hz ∼ 20kHz; unless otherwise specified)

Note 11. Output voltage is proportional to AVDD voltage. Vout = 0.6 x AVDD (typ).

Figure 4. Line-Amp output circuit

Note 12. Output voltage is proportional to AVDD voltage.

Vout = 0.6 x AVDD(typ)@HPG bit = "0", 0.91 x AVDD(typ)@HPG bit = "1".

Note 13. HPG bit = "1", HVDD=3.8V, C=47μF, R₁=100Ω.

Note 14. HPG bit = "1", HVDD=3.3V, C=47μF, R_L=16Ω.

Figure 5. HP-Amp Output Circuit in single-ended mode

Note 15. Output voltage is proportional to AVDD voltage.

Vout = 1.2 x AVDD(typ)@HPG bit = "0", 1.82 x AVDD(typ)@HPG bit = "1". Note 16. HPG bit = "1", HVDD=3.3V, $R_L=32\Omega$.

Figure 6. HP-Amp Output Circuit in differential mode

Note 17. Output voltage is proportional to AVDD voltage.

Vout = 0.6 x AVDD(typ)@HPG bit = "0", 0.91 x AVDD(typ)@HPG bit = "1".

Note 18. HPG bit = "1", HVDD=3.3V, $R_L=16\Omega$.

Note: Impedance between headphone and the HVCM pin must be as low as possible. If the impedance is larger, crosstalk and distortion might be degraded.

Figure 7. HP-Amp Output Circuit in pseudo cap-less mode

Note 19. Output voltage is proportional to AVDD voltage.

Vout = 1.00 x AVDD(typ)@SPKG1-0 bits = "00", 1.25 x AVDD(typ)@SPKG1-0 bits = "01", 2.04 x

 $AVDD(typ)@SPKG1-0 bits = "10", 2.57 x AVDD(typ)@SPKG1-0 bits = "11" at Differential output.$

Note 20. In case of measuring at SPP and SPN pins.

Note 21. Load impedance is total impedance of series resistance (R_{series}) and piezo speaker impedance at 1kHz in Figure [56.](#page-64-0) Load capacitance is capacitance of piezo speaker. When piezo speaker is used, 20Ω or more series resistors should be connected at both SPP and SPN pins, respectively.

Note 22. Maximum voltage is in proportion to both AVDD and external input resistance (Rin). Vin = 0.6 x AVDD x $20k\Omega$ (typ)/Rin.

Note 23. The gain is in inverse proportional to external resistance.

Note 24. The Maximum voltage is in proportion to both AVDD and external input resistance (Rin).

 $Vir = (MIN⁺) - (MIN⁻) = 0.6$ x AVDD x 20k Ω (typ)/Rin.

The signals with same amplitude and inverted phase should be input to MIN+ and MIN- pins, respectively.

Note 25. PLL Master Mode (MCKI=12.288MHz) and $PMDAC = PMHPL = PMHPR = PMVCM = PMPLL = MCKO =$ M/S bits = "1", PMMIN bit = "0".

 $AVDD=3.9mA(typ)$, $DVDD=3.9mA(typ)$.

EXT Slave Mode (PMPLL = $M/S = MCKO$ bits = "0"): AVDD=3.1mA(typ), DVDD=2.7mA(typ).

Note 26. PLL Master Mode (MCKI=12.288MHz) and $PMDAC = PMHPL = PMHPR = PMVCM = PMPLL = MCKO =$ M/S bits = "1", PMMIN bit = "1".

 $AVDD=4.2mA(typ)$, $DVDD=3.9mA(typ)$.

EXT Slave Mode (PMPLL = $M/S = MCKO$ bits = "0"): $AVDD=3.5mA(typ)$, $DVDD=2.7mA(typ)$.

Note 27. PMDAC = PMHPL = PMHPR = PMVCM = PMPLL = PMMIN bits = "1" and PMSPK bit = "0".

Note 28. PMDAC = PMSPK = PMVCM = PMPLL = PMMIN bits = "1" and PMHPL = PMHPR bits = "0".

Note 29. All digital input pins are fixed to DVDD or VSS3.

■ **Power Consumption for each operation mode**

Common Conditions: Ta=25°C; VSS1=VSS2=VSS3=0V; fs=44.1kHz, External Slave Mode, BICK=64fs; 1kHz, 0dBFS input; (PMMIN bit = "0")Headphone & Speaker = No output

Table 1. Power Consumption for each operation mode (typ)

FILTER CHARACTERISTICS

(Ta=-30 ~ 85°C; AVDD=2.2 ∼ 3.6V, DVDD=1.6 ∼ 3.6V; HVDD=2.2 ∼ 4.0V; fs=44.1kHz; DEM=OFF; HPF=LPF=FIL3=EQ=5-BiQuads=ALC=OFF)

Note 30. The passband and stopband frequencies scale with fs (system sampling rate).

For example, PB=0.454*fs (@−0.05dB). Each response refers to that of 1kHz.

Note 31. The calculated delay time caused by digital filtering. This time is from setting the 16-bit data of both channels from the input register to the output of analog signal. HPF=LPF=FIL3=EQ=5-BiQuads=ALC=OFF.

Note 32. MCKI is connected to a capacitor. [\(Figure 8](#page-20-0))

Note 33. MSBS, BCKP bits = "00" or "11".

Note 34. MSBS, BCKP bits = " 01 " or " 10 ".

Note 35. BICK rising edge must not occur at the same time as LRCK edge.

Note 36. I²C is a registered trademark of Philips Semiconductors.

Note 37. CCLK rising edge must not occur at the same time as CSN edge.

Note 38. Data must be held long enough to bridge the 300ns-transition time of SCL.

Note 39. The AK4373 can be reset by the PDN pin = "L".

■ **Timing Diagram**

Figure 8. MCKI AC Coupling Timing

Figure 9. Clock Timing (PLL/EXT Master mode)

Figure 10. Audio Interface Timing (PLL/EXT Master mode, DSP mode, MSBS = "0")

Figure 11. Audio Interface Timing (PLL/EXT Master mode, DSP mode, MSBS = "1")

Figure 12. Audio Interface Timing (PLL/EXT Master mode, Except DSP mode)

[AK4373]

Figure 13. Clock Timing (PLL Slave mode; PLL Reference Clock = LRCK or BICK pin, DSP mode, MSBS = "0")

Figure 14. Clock Timing (PLL Slave mode; PLL Reference Clock = LRCK or BICK pin, DSP mode, MSBS = "1")

Figure 15. Clock Timing (PLL Slave mode; PLL Reference Clock = MCKI pin, Except DSP mode)

Figure 16. Audio Interface Timing (PLL Slave mode, DSP mode; MSBS = "0")

Figure 17. Audio Interface Timing (PLL Slave mode, DSP mode, MSBS = "1")

Figure 18. Clock Timing (EXT Slave mode)

Figure 19. Audio Interface Timing (PLL/EXT Slave mode, Except DSP mode)

Figure 21. WRITE Data Input Timing

Figure 23. Power Down & Reset Timing

OPERATION OVERVIEW

■ System Clock

There are the following five clock modes to interface with external devices ([Table 2](#page-28-0) and [Table 3\)](#page-28-0).

Note 40. If M/S bit = "1", PMPLL bit = "0" and MCKO bit = "1" during the setting of PLL Master Mode, the invalid clocks are output from MCKO pin when MCKO bit is "1".

Table 2. Clock Mode Setting (x: Don't care)

Table 3. Clock pins state in Clock Mode

■ Master Mode/Slave Mode

The M/S bit selects either master or slave mode. M/S bit = "1" selects master mode and "0" selects slave mode. When the AK4373 is power-down mode (PDN pin = "L") and exits reset state, the AK4373 is slave mode. After exiting reset state, the AK4373 goes to master mode by changing M/S bit = "1".

When the AK4373 is in master mode, LRCK and BICK pins are a floating state until M/S bit becomes "1". LRCK and BICK pins of the AK4373 should be pulled-down or pulled-up by a resistor (about 100kΩ) externally to avoid the floating state.

Table 4. Select Master/Slave Mode

■ PLL Mode (PMPLL bit = "1")

When PMPLL bit is "1", a fully integrated analog phase locked loop (PLL) generates a clock that is selected by the PLL3-0 and FS3-0 bits. The PLL lock time is shown in [Table 5,](#page-29-0) whenever the AK4373 is supplied to a stable clocks after PLL is powered-up (PMPLL bit = "0" \rightarrow "1") or sampling frequency changes.

Mode	PLL3 bit	PLL ₂ bit	PLL1 bit	PLL ₀ bit	PLL Reference Clock Input Pin	Input Frequency	R and C of VCOC pin		PLL Lock Time (max)	
							$R[\Omega]$	C[F]		
θ	0	Ω	θ	θ	LRCK pin	1fs	6.8k	220n	160ms	(default)
2	0	θ		θ	BICK pin	32 fs	10k	4.7n	2ms	
							10k	10n	4ms	
3	0	Ω			BICK pin	64fs	10k	4.7n	2ms	
							10k	10n	4 _{ms}	
$\overline{4}$	θ		Ω	θ	MCKI pin	11.2896MHz	10k	4.7n	40 _{ms}	
5	Ω		θ		MCKI pin	12.288MHz	10k	4.7n	40 _{ms}	
6	0			Ω	MCKI pin	12MHz	10k	4.7n	40ms	
7	θ				MCKI pin	24MHz	10k	4.7n	40 _{ms}	
9		Ω	Ω		MCKI pin	25MHz	15k	330 _n	200ms	
12			Ω	Ω	MCKI pin	13.5MHz	10k	10n	40 _{ms}	
13			θ		MCKI pin	27MHz	10k	10n	40 _{ms}	
Others		Others			N/A					

Table 5. Setting of PLL Mode (*fs: Sampling Frequency) (N/A: Not Available)

2) Setting of sampling frequency in PLL Mode

When PLL reference clock input is the MCKI pin, the sampling frequency is selected by FS3-0 bits as defined in [Table 6](#page-29-0).

Table 6. Setting of Sampling Frequency at PMPLL bit = "1" (Reference Clock = MCKI pin) (N/A: Not Available)

When PLL2 bit is "0" (PLL reference clock input is the LRCK or BICK pin), the sampling frequency is selected by FS3 and FS2 bits. [\(Table 7\)](#page-29-0).

Mode	FS3 bit	FS2 bit	FS1 bit	FS0 bit	Sampling Frequency Range	
					$7.35kHz \leq fs \leq 12kHz$	(default)
				X	$12kHz < fs \leq 24kHz$	
			x	X	$24kHz < fs \leq 48kHz$	
Others			Others	N/A		

(x: Don't care, N/A: Not available)

Table 7. Setting of Sampling Frequency at PLL2 bit = "0" and PMPLL bit = "1" PLL Slave Mode 2 (PLL Reference: Clock: LRCK or BICK pin)

■ PLL Unlock State

1) PLL Master Mode (PMPLL bit = "1", M/S bit = "1")

In this mode, the LRCK and BICK pins go to "L" and irregular frequency clock is output from the MCKO pin at MCKO bit is "1" before the PLL goes to lock state after PMPLL bit = "0" \rightarrow "1". If MCKO bit is "0", the MCKO pin goes to "L" [\(Table 8](#page-30-0)).

After the PLL is locked, a first period of LRCK and BICK may be invalid clock, but these clocks return to normal state after a period of 1/fs.

When sampling frequency is changed, the BICK and LRCK pins do not output irregular frequency clocks but go to "L" by setting PMPLL bit to "0".

Table 8. Clock Operation at PLL Master Mode (PMPLL bit = "1", M/S bit = "1")

2) PLL Slave Mode (PMPLL bit = "1", M/S bit = "0")

In this mode, an invalid clock is output from the MCKO pin before the PLL goes to lock state after PMPLL bit = "0" \rightarrow "1". After that, the clock selected by [Table 10](#page-31-0) is output from the MCKO pin when PLL is locked. DAC output invalid data when the PLL is unlocked. The output signal should be muted by writing "0" to DACH and DACS bits.

Table 9. Clock Operation at PLL Slave Mode (PMPLL bit = "0", M/S bit = "0")

■ PLL Master Mode (PMPLL bit = "1", M/S bit = "1")

When an external clock (11.2896MHz, 12MHz, 12.288MHz, 13.5MHz, 24MHz, 25MHz or 27MHz) is input to the MCKI pin, the MCKO, BICK and LRCK clocks are generated by an internal PLL circuit. The MCKO output frequency is selected by PS1-0 bits [\(Table 10](#page-31-0)) and the output is enabled by MCKO bit. The BICK output frequency is selected between 32fs or 64fs, by BCKO bit [\(Table 11\)](#page-31-0).

Figure 24. PLL Master Mode

Table 10. MCKO Output Frequency (PLL Mode, MCKO bit = "1")

Table 11. BICK Output Frequency at Master Mode

■ PLL Slave Mode (PMPLL bit = "1", M/S bit = "0")

A reference clock of PLL is selected among the input clocks to the MCKI, BICK or LRCK pin. The required clock to the AK4373 is generated by an internal PLL circuit. Input frequency is selected by PLL3-0 bits [\(Table 5\)](#page-29-0).

a) PLL reference clock: MCKI pin

BICK and LRCK inputs must be synchronized with MCKO output. The phase between MCKO and LRCK is not important. The MCKO pin outputs the frequency selected by PS1-0 bits ([Table 10](#page-31-0)) and the output is enabled by MCKO bit. Sampling frequency can be selected by FS3-0 bits [\(Table 6](#page-29-0)).

Figure 25. PLL Slave Mode 1 (PLL Reference Clock: MCKI pin)

b) PLL reference clock: BICK or LRCK pin

Sampling frequency corresponds to 7.35kHz to 48kHz by changing FS3-0 bits ([Table 7\)](#page-29-0).

Figure 26. PLL Slave Mode 2 (PLL Reference Clock: BICK pin)

Figure 27. PLL Slave Mode 2 (PLL Reference Clock: LRCK pin)

The external clocks (BICK and LRCK) must always be present whenever the DAC is in operation (PMDAC bit = "1"). If these clocks are not provided, the AK4373 may draw excess current and it is not possible to operate properly because utilizes dynamic refreshed logic internally. If the external clocks are not present, the DAC must be in the power-down mode (PMDAC bit $=$ "0").

■ **EXT Slave Mode (PMPLL bit = "0", M/S bit = "0")**

When PMPLL bit is "0", the AK4373 changes to EXT mode. Master clock is input from the MCKI pin, the internal PLL circuit is not operated. This mode is compatible with I/F of a normal audio DAC. The clocks required to operate are MCKI (256fs, 512fs or 1024fs), LRCK (fs) and BICK (≥32fs). The master clock (MCKI) should be synchronized with LRCK. The phase between these clocks is not important. The input frequency of MCKI is selected by FS1-0 bits [\(Table 12\)](#page-34-0).

Table 12. MCKI Frequency at EXT Slave Mode (PMPLL bit = "0", M/S bit = "0") (x: Don't care)

The S/N of the DAC at low sampling frequencies is worse than at high sampling frequencies due to out-of-band noise. The out-of-band noise can be improved by using higher frequency of the master clock. The S/N of the DAC output through HPL/HPR pins at fs=8kHz is shown in [Table 13](#page-34-0).

Table 13. Relationship between MCKI and S/N of HPL/HPR pins

The external clocks (MCKI, BICK and LRCK) should always be present whenever the DAC is in operation (PMDAC bit $=$ "1"). If these clocks are not provided, the AK4373 may draw excess current and it is not possible to operate properly because utilizes dynamic refreshed logic internally. If the external clocks are not present, the DAC must be in the power-down mode (PMDAC bit = " 0 ").

Figure 28. EXT Slave Mode

■ **EXT Master Mode (PMPLL bit = "0", M/S bit = "1")**

The AK4373 becomes EXT Master Mode by setting PMPLL bit = "0" and M/S bit = "1". Master clock is input from the MCKI pin, the internal PLL circuit is not operated. The clock required to operate is MCKI (256fs, 512fs or 1024fs). The input frequency of MCKI is selected by FS1-0 bits ([Table 14](#page-35-0)).

Table 14. MCKI Frequency at EXT Master Mode (PMPLL bit = "0", M/S bit = "1") (x: Don't care)

The S/N of the DAC at low sampling frequencies is worse than at high sampling frequencies due to out-of-band noise. The out-of-band noise can be improved by using higher frequency of the master clock. The S/N of the DAC output through the HPL/HPR pins at fs=8kHz is shown in [Table 15.](#page-35-0)

Table 15. Relationship between MCKI and S/N of HPL/HPR pins

MCKI should always be present whenever the DAC is in operation (PMDAC bit = "1"). If MCKI is not provided, the AK4373 may draw excess current and it is not possible to operate properly because utilizes dynamic refreshed logic internally. If MCKI is not present, the DAC should be in the power-down mode (PMDAC bit = "0").

Figure 29. EXT Master Mode

■ MCKO output frequency

MCKO output frequency can be controlled by PS1/0 bits when MCKO bit is "1" regardless of any clock mode (PLL/EXT, Master/Slave).

Table 16. MCKO Output Frequency (EXT Mode, MCKO bit = "1")
■ System Reset

The PDN pin must be held to "L" upon power-up. The 4373 should be reset by bringing PDN pin "L" for 150ns or more. All of the internal register values are initialized by the system reset. After exiting reset, VCOM, DAC, HPL, HPR, LOUT, ROUT, SPP and SPN switch to the power-down state. The contents of the control register are maintained until the reset is completed.

The DAC exits reset and power down states by MCKI after the PMDAC bit is changed to "1". The DAC is in power-down mode until MCKI is input.

■ Audio Interface Format

Three types of data formats are available and are selected by setting the DIF1-0 bits [\(Table 17\)](#page-36-0). In all modes, the serial data is MSB first, 2's complement format. Audio interface formats can be used in both master and slave modes. LRCK and BICK are output from the AK4373 in master mode, but must be input to the AK4373 in slave mode.

Table 17. Audio Interface Format

In Modes 1- 5 the SDTI is latched on the rising edge ("↑") of BICK.

In Modes 0/6/7 (DSP mode), the audio I/F timing is changed by BCKP and MSBS bits [\(Table 18](#page-36-0), [Table 19](#page-37-0) and [Table 20\)](#page-37-0).

Table 18. Audio Interface Format in Mode 0

Table 19. Audio Interface Format in Mode 6

Table 20. Audio Interface Format in Mode 7

Figure 35. Mode 4, 5 Timing

Figure 37. Mode 3 Timing

■ Digital EQ/HPF/LPF

The AK4373 performs high/low pass filter, stereo separation emphasis, gain compensation, five programmable biquads, ALC (Automatic Level Control) and digital volume by digital domain for input data ([Figure 46](#page-43-0)). HPF, LPF, FIL3, and EQ blocks are IIR filters of 1st order. The filter coefficient of HPF, LPF, FIL3, and EQ blocks can be set to any value.

Refer to the section of "Five Programmable Biquads", "ALC operation" and "Digital Output Volume" about five programmable biquads, ALC and digital volume, respectively.

FIL3 coefficient also sets the attenuation of the stereo separation emphasis.

The combination of GN1-0 bit [\(Table 21\)](#page-43-0) and EQ coefficient set the compensation gain.

FIL3 block becomes HPF when F3AS bits are "0" and become LPF when F3AS bits are "1".

When EQ, HPF and LPF bits are "0", EQ, HPF and LPF blocks become "through" (0dB). When each filter coefficient is changed, each filter should be set to "through".

Table 21. Gain select of gain block (x: Don't care)

[Filter Coefficient Setting]

(1) High Pass Filter (HPF)

fs: Sampling frequency

fc: Cut-off frequency f: Input signal frequency

Register setting ([Note 41\)](#page-46-0) HPF: F1A $[13:0]$ bits =A, F1B $[13:0]$ bits =B (MSB=F1A13, F1B13; LSB=F1A0, F1B0)

 $A =$ $1 / \tan(\pi f c / f s)$ $1 + 1 / \tan(\pi f c / f s)$ $B =$ $1 - 1 / \tan(\pi f c / f s)$ $1 + 1 / \tan(\pi \text{fc}/\text{fs})$,

(2) Low Pass Filter (LPF)

fs: Sampling frequency

fc: Cut-off frequency

f: Input signal frequency

Register setting ([Note 41\)](#page-46-0) LPF: $F2A[13:0]$ bits $=A$, $F2B[13:0]$ bits $=B$ (MSB=F2A13, F2B13; LSB=F2A0, F2B0)

$$
A = \frac{1}{1 + 1 / \tan (\pi f c / f s)}
$$
, $B = \frac{1 - 1 / \tan (\pi f c / f s)}{1 + 1 / \tan (\pi f c / f s)}$

- (3) Stereo Separation Emphasis Filter (FIL3)
- 1) When FIL3 is set to "HPF"

fs: Sampling frequency fc: Cut-off frequency K: Filter gain [dB] (0dB \geq K \geq -10dB)

Register setting [\(Note 41](#page-46-0)) FIL3: F3AS bit = "0", F3A[13:0] bits =A, F3B[13:0] bits =B (MSB=F3A13, F3B13; LSB=F3A0, F3B0)

$$
A = 10^{K/20} x \frac{1 / \tan (\pi f c / f s)}{1 + 1 / \tan (\pi f c / f s)}, \qquad B = \frac{1 - 1 / \tan (\pi f c / f s)}{1 + 1 / \tan (\pi f c / f s)}
$$

2) When FIL3 is set to "LPF"

fs: Sampling frequency

fc: Cut-off frequency

K: Filter gain [dB] (0dB \geq K \geq -10dB)

Register setting [\(Note 41](#page-46-0)) FIL3: F3AS bit = "1", F3A [13:0] bits =A, F3B [13:0] bits =B (MSB=F3A13, F3B13; LSB= F3A0, F3B0)

 $A = 10^{K/20} x$ 1 $1 + 1 / \tan (\pi f c / f s)$ $1 + 1 / \tan (\pi f c / f s)$ $B =$ $1 - 1 / \tan(\pi f c / f s)$,

 (4) EQ

fs: Sampling frequency fc₁: Pole frequency fc2: Zero-point frequency f: Input signal frequency K: Filter gain [dB] (Maximum +12dB)

Register setting ([Note 41\)](#page-46-0)

EQA[15:0] bits =A, EQB[13:0] bits =B, EQC[15:0] bits =C (MSB=EQA15, EQB13, EQC15; LSB=EQA0, EQB0, EQC0)

Note 41. [Translation the filter coefficient calculated by the equations above from real number to binary code (2's complement)]

 $X = (Real number of filter coefficient calculated by the equations above) x 2¹³$

X should be rounded to integer, and then should be translated to binary code (2's complement). MSB of each filter coefficient setting register is sign bit.

[Filter Coefficient Setting Example]

- 1) HPF block Example: fs=44.1kHz, fc=100Hz F1A[13:0] bits = 01 1111 1100 0110 F1B[13:0] bits = 10 0000 0111 0100
- 2) LPF block

Example: fs=44.1kHz, fc=10kHz $F2A[13:0] bits = 01 0001 0010 1100$ F2B[13:0] bits = 00 0010 0101 0111

EQC[15:0] bits = 1111 1001 1110 1111

- 3) FIL3 block Example: fs=44.1kHz, fc=4kHz, Gain=-6dB, F3AS bit = "1" (LPF) F3A[13:0] bits = 00 0011 1010 0010 F3B[13:0] bits = 10 1110 1000 0000
- 4) EQ block

Example: fs=44.1kHz, fc₁=300Hz, fc₂=3000Hz, Gain=+8dB

ミ Five Programmable Biquads

This block can be used as Equalizer or Notch Filter. 5-band Equalizer (EQ1, EQ2, EQ3, EQ4 and EQ5) is ON/OFF independently by EQ1, EQ2, EQ3, EQ4 and EQ5 bits. When the Equalizer is OFF, the audio data passes this block by 0dB gain. E1A15-0, E1B15-0 and E1C15-0 bits set the coefficient of EQ1. E2A15-0, E2B15-0 and E2C15-0 bits set the coefficient of EQ2. E3A15-0, E3B15-0 and E3C15-0 bits set the coefficient of EQ3. E4A15-0, E4B15-0 and E4C15-0 bits set the coefficient of EQ4. E5A15-0, E5B15-0 and E5C15-0 bits set the coefficient of EQ5. The EQx (x=1∼5) coefficient should be set when EOx bit = "0" or PMDAC bit = "0".

fs: Sampling frequency

- $f_{01} \sim f_{05}$: Center frequency
- $fb_1 \sim fb_5$: Band width where the gain is 3dB different from center frequency
- $K_1 \sim K_5$: Gain (-1 ≤ K_n ≤ 3)

Register setting ([Note 42\)](#page-48-0)

EQ1: E1A[15:0] bits =A₁, E1B[15:0] bits =B₁, E1C[15:0] bits =C₁ EQ2: E2A[15:0] bits =A₂, E2B[15:0] bits =B₂, E2C[15:0] bits =C₂ EQ3: E3A[15:0] bits =A₃, E3B[15:0] bits =B₃, E3C[15:0] bits =C₃ EQ4: E4A[15:0] bits =A₄, E4B[15:0] bits =B₄, E4C[15:0] bits =C₄ EQ5: E5A[15:0] bits =A₅, E5B[15:0] bits =B₅, E5C[15:0] bits =C₅ (MSB=E1A15, E1B15, E1C15, E2A15, E2B15, E2C15, E3A15, E3B15, E3C15, E4A15, E4B15, E4C15, E5A15, E5B15, E5C15; LSB= E1A0, E1B0, E1C0, E2A0, E2B0, E2C0, E3A0, E3B0, E3C0, E4A0, E4B0, E4C0, E5A0, E5B0, E5C0)

$$
A_n = K_n x \frac{\tan (\pi f b_n / f s)}{1 + \tan (\pi f b_n / f s)}, \quad B_n = \cos(2\pi f b_n / f s) x \frac{2}{1 + \tan (\pi f b_n / f s)}, \quad C_n = -\frac{1 - \tan (\pi f b_n / f s)}{1 + \tan (\pi f b_n / f s)}
$$

(n = 1, 2, 3, 4, 5)

Transfer function

$$
H(z) = 1 + h_1(z) + h_2(z) + h_3(z) + h_4(z) + h_5(z)
$$

$$
h_n(z) = A_n \frac{1 - z^{-2}}{1 - B_n z^{-1} - C_n z^{-2}}
$$

 $(n = 1, 2, 3, 4, 5)$

The center frequency should be set as below. fo_n / fs < 0.497

- Note 42. [Translation the filter coefficient calculated by the equations above from real number to binary code (2's complement)]
	- $X = (Real number of filter coefficient calculated by the equations above) x 2¹³$

X should be rounded to integer, and then should be translated to binary code (2's complement). MSB of each filter coefficient setting register is sign bit.

■ **ALC** Operation

The ALC (Automatic Level Control) is controlled by ALC block when ALC bit is "1".

1. ALC Limiter Operation

During ALC limiter operation, when either Lch or Rch exceeds the ALC limiter detection level ([Table 22](#page-49-0)), the AVL and AVR values (same value) are attenuated automatically by the amount defined by the ALC limiter ATT step [\(Table 23\)](#page-49-0).

When ZELMN bit = "0" (zero cross detection is enabled), the AVL and AVR values are changed by ALC limiter operation at the individual zero crossing points of Lch and Rch or at the zero crossing timeout. ZTM1-0 bits set the zero crossing timeout period of both ALC limiter and recovery operation [\(Table 24\)](#page-49-0). When ALC output level exceeds full-scale, IVL and IVR values are immediately (Period: 1/fs) changed. When ALC output level is less than full-scale, IVL and IVR values are changed at the individual zero crossing point of each channels or at the zero crossing timeout.

When ZELMN bit = "1" (zero cross detection is disabled), AVL and AVR values are immediately (period: 1/fs) changed by ALC limiter operation. Attenuation step is fixed to 1 step regardless of the setting of LMAT1-0 bits.

The attenuate operation is done continuously until the input signal level becomes ALC limiter detection level ([Table 22](#page-49-0)) or less. After completing the attenuate operation, unless ALC bit is changed to "0", the operation repeats when the input signal level exceeds LMTH1-0 bits.

Table 22. ALC Limiter Detection Level / Recovery Counter Reset Level

Table 23. ALC Limiter ATT Step

Table 24. ALC Zero Crossing Timeout Period

2. ALC Recovery Operation

ALC recovery operation wait for the WTM2-0 bits ([Table 25](#page-50-0)) to be set after completing ALC limiter operation. If the input signal does not exceed "ALC recovery waiting counter reset level" ([Table 22](#page-49-0)) during the wait time, ALC recovery operation is completed. The AVL and AVR values are automatically incremented by RGAIN1-0 bits [\(Table 26](#page-50-0)) up to the set reference level [\(Table 27\)](#page-51-0) with zero crossing detection which timeout period is set by ZTM1-0 bits [\(Table 24\)](#page-49-0). Then the AVL and AVR are set to the same value for both channels. ALC recovery operation is executed at a period set by WTM2-0 bits. When zero cross is detected at both channels during the wait period set by WTM2-0 bits, ALC recovery operation waits until WTM2-0 period and the next recovery operation is completed. If ZTM1-0 is longer than WTM2-0 and no zero crossing occurs, ALC recovery operation is made at a period set by ZTM1-0 bits.

For example, when the current AVOL value is 30H and RGAIN1-0 bits are set to "01", AVOL is changed to 32H by the auto limiter operation and then the input signal level is gained by $0.75dB (=0.375dB x 2)$. When the AVOL value exceeds the reference level (REF7-0), the AVOL values are not increased.

When

"ALC recovery waiting counter reset level $(LMTH1-0) \leq$ Output Signal < ALC limiter detection level $(LMTH1-0)$ " during the ALC recovery operation, the waiting timer of ALC recovery operation is reset. When

"ALC recovery waiting counter reset level (LMTH1-0) > Output Signal",

the waiting timer of ALC recovery operation starts.

ALC operation corresponds to the impulse noise. When the impulse noise is input, ALC recovery operation is faster than a normal recovery operation (Fast Recovery Operation). When large noise is input to microphone instantaneously, quality of small signal level in the large noise can be improved by this fast recovery operation. The speed of fast recovery operation is set by RFST1-0 bits ([Table 28](#page-51-0)).

Table 25. ALC Recovery Operation Waiting Period

Table 26. ALC Recovery GAIN Step

Table 27. Reference Level at ALC Recovery operation

Table 28. Fast Recovery Speed Setting (N/A: not available)

3. Example of ALC Operation

[Table 29](#page-52-0) shows the examples of the ALC setting.

Table 29. Example of the ALC setting

The following registers should not be changed during ALC operation. These bits should be changed after ALC operation is finished by ALC bit = "0" or PMDAC bit = "0".

• **LMTH1-0, LMAT1-0, WTM2-0, ZTM1-0, RGAIN1-0, REF7-0, ZELMN, RFST1-0**

Figure 47. Registers set-up sequence at ALC operation

■ Digital Volume at ALC Block (Manual Mode)

The digital volume at ALC block changes to a manual mode when ALC bit is "0". This mode is used in the case shown below.

- 1. After exiting reset state, set-up the registers for ALC operation (ZTM1-0, LMTH1-0 and etc)
- 2. When the registers for ALC operation (Limiter period, Recovery period and etc) are changed. For example; when the change of the sampling frequency.

AVL7-0 and AVR7-0 bits set the gain of the volume control at ALC block [\(Table 30\)](#page-53-0). The AVOL value is changed at zero crossing or timeout. Zero crossing timeout period is set by ZTM1-0 bits.

When ALC is not used, AVL7-0 and AVR7-0 bits should be set to "91H" (0dB).

Table 30. ALC Block Digital Volume Setting

When writing to the AVL7-0 and AVR7-0 bits continuously, the control register should be written by an interval more than zero crossing timeout. If not, AVL and AVR are not changed since zero crossing counter is reset at every write operation. If the same register value as the previous write operation is written to AVL and AVR, this write operation is ignored and zero crossing counter is not reset. Therefore, AVL and AVR can be written by an interval less than zero crossing timeout.

- (1) The AVL value becomes the start value if the AVL and AVR are different when the ALC starts. The wait time from ALC bit = "1" to ALC operation start by AVL7-0 bits is at most recovery time (WTM2-0 bits) plus zerocross timeout period (ZTM1-0 bits).
- (2) Writing to AVL and AVR registers (09H and 0CH) is ignored during ALC operation. After ALC is disabled, the AVOL changes to the last written data by zero crossing or timeout. When ALC is enabled again, ALC bit should be set to "1" by an interval more than zero crossing timeout period after ALC bit = "0".

- 55 -

■ De-emphasis Filter

The AK4373 includes the digital de-emphasis filter (tc = $50/15\mu s$) by IIR filter. Setting the DEM1-0 bits enables the de-emphasis filter ([Table 31\)](#page-55-0).

Table 31. De-emphasis Control

■ Digital Output Volume

The AK4373 has a digital output volume (256 levels, 0.5dB step, Mute). The volume can be set by the DVL7-0 and DVR7-0 bits. The volume is included in front of a DAC block. The input data of DAC is changed from +12 to –115dB or MUTE. When the DVOLC bit = "1", the DVL7-0 bits control both Lch and Rch attenuation levels. When the DVOLC bit = "0", the DVL7-0 bits control Lch level and DVR7-0 bits control Rch level. This volume has a soft transition function. The DVTM bit sets the transition time between set values of DVL/R7-0 bits as either 1061/fs or 256/fs [\(Table 33](#page-55-0)). When DVTM bit = "0", a soft transition between the set values occurs (1062 levels). It takes 1061/fs (=24ms@fs=44.1kHz) from 00H (+12dB) to FFH (MUTE).

Table 32. Digital Volume Code Table

Table 33. Transition Time Setting of Digital Output Volume

■ Soft Mute

Soft mute operation is performed in the digital domain. When the SMUTE bit changed to "1", the output signal is attenuated by −∞ ("0") during the cycle set by the DVTM bit. When the SMUTE bit is returned to "0", the mute is cancelled and the output attenuation gradually changes to the value set by the DVL/R7-0 bits during the cycle set of the DVTM bit. If the soft mute is cancelled within the cycle set by the DVTM bit after starting the operation, the attenuation is discontinued and returned to the value set by the DVL/R7-0 bits. The soft mute is effective for changing the signal source without stopping the signal transmission [\(Figure 49](#page-56-0)).

Figure 49. Soft Mute Function

- (1) The output signal is attenuated until −∞ ("0") by the cycle set by the DVTM bit.
- (2) Analog output corresponding to digital input has group delay (GD).
- (3) If the soft mute is cancelled within the cycle set by the DVTM bit, the attenuation is discounted and returned to the value set by the DVL/R7-0 bits.

■ Analog Mixing: Monaural input

When PMMIN bit is set to "1", the mono input is powered-up. When MINH/S bits are set to "1", the input signal from the MIN+/MIN- pin is output to HP-Amp/Speaker-Amp. The external resisters Ri adjust the signal gain of MIN+/MINinput. If the Analog Mixing block will use as a single-ended, the MIN- pin should be connected to VSS1 in series with capacitor to avoid induced external noise.[\(Figure 51](#page-57-0))

When the headphone output type is Differential (HPBTL bit = "1"), HVDD should be the same as the voltage of AVDD to use the path from MIN to HP-Amp(MINH bit $=$ "1").

Figure 51. Block Diagram of Monaural input (Single Input)

■ Analog Output Control

HPBTL and PSEUDO bits select the output type, Single-ended, Differential or Pseudo cap-less [\(Table 34\)](#page-58-0). Available pins and bits are changed at each output type.

Table 34. Headphone Output Type Select (N/A: Not Available)

Table 35. Available pin / bit (Single-ended, HPBTL bit = PSEUDO bit = "0")

Table 36. Available pin / bit (Differential, HPBTL bit = "1", PSEUDO bit = "0")

Table 37. Available pin / bit (Pseudo cap-less, HPBTL bit = "0", PSEUDO bit = "1")

■ Stereo Line Output (LOUT/ROUT pins)

The common voltage is $0.5 \times$ HVDD when VBAT bit = "0" [\(Table 40\)](#page-62-0). The load resistance is $10k\Omega$ (min).

Stereo line out amplifier is shared with Headphone amplifier (HPBTL bit = PSEUDO bit = "0" in [Table 38](#page-59-0)). When PMHPL/R and HPMTN bits are "1", the stereo line output is powered-up ([Figure 52\)](#page-59-0). Stereo line out amplifier is prohibited from using headphone output at the same time.

■ Headphone Output

The power supply voltage for the Headphone-Amp is supplied from the HVDD pin and the output level is centered on the HVDD/2 when VBAT bit = "0". If HVDD voltage becomes lower, the output signal might be distorted while the amplitude is maintained. The load resistance is 16Ω (min). HPBTL and PSEUDO bits select the output type, Single-ended or Differential or Pseudo cap-less. When the HPBTL bit is "1", HPL/HPR/SPP/SPN pins become HPL+/HPL-/HPR+/HPR- pins, respectively. When the PSEUDO bit is "1", the SPN pin become the HVCM pin. HPG bit selects the output voltage [\(Table 38\)](#page-59-0).

Table 38. Headphone-Amp Output Type and Output Voltage (x: Don't care, N/A: Not available)

When the HPMTN bit is "0", the common voltage of Headphone-Amp falls and the outputs (HPL/R and HPL+/- and HPR+/- and HVCM pins) go to "L" (VSS2). When the HPMTN bit is "1", the common voltage rises to HVDD/2 at VBAT bit = "0". A capacitor between the MUTET pin and ground reduces pop noise at power-up. Rise/Fall time constant is in proportional to HVDD voltage and the capacitor at MUTET pin.

[Example]: A capacitor between the MUTET pin and ground = 1.0μ F \pm 30%, HVDD=3.6V: Rising time (0.8 x HVDD/2): 150ms(typ), 260ms(max) at HPMTN bit = "0" \rightarrow "1" Time until the common voltage goes to VSS2: 140ms(typ), 260ms(max) at HPMTN bit = "1" \rightarrow "0"

When PMHPL and PMHPR bits are "0", the Headphone-Amp is powered-down, and the outputs (HPL and HPR pins) go to "L" (VSS2).

Figure 52. Power-up/Power-down Timing for Headphone-Amp

(1) Headphone-Amp power-up (PMHPL, PMHPR bit = "1"). The outputs are still VSS2.

- (2) Headphone-Amp common voltage rises up (HPMTN bit = "1"). Common voltage of Headphone-Amp is rising.
- (3) Headphone-Amp common voltage falls down (HPMTN bit = "0"). Common voltage of Headphone-Amp is falling.
- (4) Headphone-Amp power-down (PMHPL, PMHPR bit = "0"). The outputs are VSS2. If the power supply is switched off or Headphone-Amp is powered-down before the common voltage changes to VSS2, POP noise occurs.

<External Circuit of Headphone-Amp>

1) Single-ended Output (HPBTL bit = "0", PSEUDO bit = "0")

The cut-off frequency (fc) of Headphone-Amp depends on an external resistor and a capacitor. [Table 39](#page-60-0) shows the cut off frequency and the output power for various resistor/capacitor combinations. The headphone impedance R_L is 16Ω. Output powers are shown at HVDD = 2.7, 3.3 and 3.8V. The output voltage of headphone is 0.6 x AVDD (Vpp).

Figure 53. External Circuit Example of Headphone (Single-ended output)

Table 39. External Circuit Example (Single-ended output)

Note 43. Output power at 16Ω load.

Note 44. Output signal is clipped.

2) Differential Output (HPBTL bit = "1" PSEUDO bit = "0")

For differential output, no external AC coupling capacitor is required.

Power management (power up/down control) of L/Rch is controlled by setting PMHPL/PMHPR bits respectively. The common voltage control of Headphone-Amp is controlled by setting HTMTN bit. The common voltage is shown in [Table](#page-62-0) [40.](#page-62-0) HPBTL bit should be changed when both speaker and headphone amps are powered-down.

Figure 54. External Circuit Example of Headphone (Differential output)

3) Pseudo cap-less Output (HPBTL bit = "0", PSEUDO bit = "1")

In case of pseudo cap less, no external AC coupling capacitor is required as well as BTL mode. This pseudo cap less mode is also available for normal 3-pin headphone mini jack while BTL mode requires a closed system with 4-wire connection. Power management (power up/down control) of VCOM Amp for HP-Amp is controlled by setting PMHPL bit or PMHPR bit. The common voltage control of Headphone-Amp and VCOM-Amp is controlled by setting HTMTN bit. The common voltage is shown in [Table 40.](#page-62-0) PSEUDO bit should be changed when both speaker and headphone amps are powered-down.

In this mode, HPBTL and DACS and MINS bits must be "0".

Figure 55. External Circuit Example of Headphone (pseudo cap-less output)

<Headphone-Amp PSRR>

When HVDD is directly supplied from the battery in the mobile phone system, RF noise may influences headphone output performance. When VBAT bit is set to "1", HP-Amp PSRR for the noise applied to HVDD is improved. In this case, HP-Amp common voltage is 0.64 x AVDD (typ). When AVDD is 3.3V, common voltage is 2.1V. Therefore, when HVDD voltage becomes lower than 4.2V, the output signal will be clipped easily.

Table 40. HP-Amp Common Voltage

■ Speaker Output (SPP/SPN pins)

Recommended power supply range is 2.6V to 4.0V. If HVDD voltage becomes low, the output signal might be distorted while the amplitude is maintained. Speaker-Amp is available at HPBTL bit = PSEUDO bit = " 0 ".

[Note 21. Load impedance is total impedance of series resistance \(Rseries\) and piezo speaker impedance at 1kHz in](#page-14-0) [34HFigure 56. Load capacitance is capacitance of piezo speaker. When piezo speaker is used, 20](#page-14-0)Ω or more series [resistors should be connected at both SPP and SPN pins, respective](#page-14-0)ly.

Table 41. Speaker Type and Power Supply Range

The DAC signal is input to the Speaker-amp as $[(L+R)/2]$. The Speaker-amp is mono and BTL output. The gain is set by SPKG1-0 bits. Output level depends on AVDD voltage and SPKG1-0 bits.

SPKG1-0 bits	Gain		
	ALC bit = " 0 "	ALC bit = " 1 "	
70	$+4.43dB$	$+6.43dB$	(default)
	$+6.43dB$	$+8.43dB$	
	$+10.65dB$	$+12.65dB$	
	$+12.65dB$	$+14.65dB$	

Table 42. SPK-Amp Gain

Note 45. The output level is calculated by assuming that output signal is not clipped. In actual case, output signal may be clipped when DAC outputs 0dBFS signal. DAC output level should be set to lower level by setting digital volume so that Speaker-Amp output level is 4.0Vpp (HVDD=3.3V) or 4.8Vpp (HVDD=4V) or less and output signal is not clipped.

Table 43. SPK-Amp Output Level

<ALC Operation Example of Speaker Playback>

Table 44. ALC Operation Example of Speaker Playback

<Caution for using Piezo Speaker>

When a piezo speaker is used, two resistances more than 20Ω should be connected between SPP/SPN pins and speaker in series, respectively, as shown in [Figure 56](#page-64-0). Zener diodes should be inserted between speaker and GND as shown in [Figure](#page-64-0) [56,](#page-64-0) in order to protect SPK-Amp of the AK4373 from the power that the piezo speaker outputs when the speaker is pressured. Zener diodes of the following zener voltage should be used.

 0.92 x HVDD \leq Zener voltage of zener diodo (ZD in [Figure 56\)](#page-64-0) \leq HVDD+0.3V

Ex) In case of HVDD = $3.8V: 3.5V \leq ZD \leq 4.1V$

For example, zener diode which zener voltage is 3.9V (Min: 3.7V, Max: 4.1V) can be used.

Figure 56. Speaker Output Circuit (Load Capacitance > 30pF)

<Speaker-Amp Control Sequence>

Speaker-Amp is powered-up/down by PMSPK bit. When PMSPK bit is "0", both SPP and SPN pin are in Hi-Z state. When PMSPK bit is "1" and SPPSN bit is "0", the Speaker-Amp enters power-save mode. In this mode, the SPP pin is placed in Hi-Z state and the SPN pin changes to HVDD/2 voltage. Power-save mode can reduce pop noise at power-up and power-down.

Table 45. Speaker-Amp Mode Setting (x: Don't care)

Figure 57. Power-up/Power-down Timing for Speaker-Amp

■ Serial Control Interface

(1) 3-wire Serial Control Mode (I2C pin = "L") Write Only

Internal registers may be written by using the 3-wire μ P interface pins (CSN, CCLK and CDTI). The data on this interface consists of Read/Write (Fixed to "1"), Register address (MSB first, 7bits) and Control data (MSB first, 8bits). Each bit is clocked in on the rising edge ("↑") of CCLK. Address and data are latched on the 16th CCLK rising edge ("↑") after CSN falling edge(" \downarrow "). Clock speed of CCLK is 5MHz (max). The value of internal registers are initialized by PDN pin = "L".

(2) I^2C -bus Control Mode (I2C pin = "H")

The AK4373 supports the fast-mode I²C-bus (max: 400kHz). Pull-up resistors at SDA and SCL pins should be connected to (DVDD+0.3)V or less voltage.

(2)-1. WRITE Operations

[Figure 59](#page-67-0) shows the data transfer sequence for the I^2C -bus mode. All commands are preceded by START condition. A HIGH to LOW transition on the SDA line while SCL is HIGH indicates START condition [\(Figure 65\)](#page-69-0). After the START condition, a slave address is sent. This address is 7 bits long followed by the eighth bit that is a data direction bit (R/W). The most significant six bits of the slave address are fixed as "001001". The next bit is CAD0 (device address bit). This bit identifies the specific device on the bus. The hard-wired input pin (CAD0 pin) sets these device address bits [\(Figure](#page-67-0) [60\)](#page-67-0). If the slave address matches that of the AK4373, the AK4373 generates an acknowledge and the operation is executed. The master must generate the acknowledge-related clock pulse and release the SDA line (HIGH) during the acknowledge clock pulse [\(Figure 66\)](#page-69-0). R/W bit value of "1" indicates that the read operation is to be executed. "0" indicates that the write operation is to be executed.

The second byte consists of the control register address of the AK4373. The format is MSB first, and those most significant bit is fixed to zeros [\(Figure 61\)](#page-67-0). The data after the second byte contains control data. The format is MSB first, 8bits ([Figure 62\)](#page-67-0). The AK4373 generates an acknowledge after each byte is received. A data transfer is always terminated by STOP condition generated by the master. A LOW to HIGH transition on the SDA line while SCL is HIGH defines STOP condition ([Figure 65](#page-69-0)).

The AK4373 can perform more than one byte write operation per sequence. After receipt of the third byte the AK4373 generates an acknowledge and awaits the next data. The master can transmit more than one byte instead of terminating the write cycle after the first data byte is transferred. After receiving each data packet the internal 6-bit address counter is incremented by one, and the next data is automatically taken into the next address. If the address exceeds 4FH prior to generating a stop condition, the address counter will "roll over" to 00H and the previous data will be overwritten.

The data on the SDA line must remain stable during the HIGH period of the clock. HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW ([Figure 67\)](#page-69-0) except for the START and STOP conditions.

Figure 62. Byte Structure after The Second Byte

(2)-2. READ Operations

Set the R/W bit = "1" for the READ operation of the AK4373. After transmission of data, the master can read the next address's data by generating an acknowledge instead of terminating the write cycle after the receipt of the first data word. After receiving each data packet the internal 6-bit address counter is incremented by one, and the next data is automatically taken into the next address. If the address exceeds 4FH prior to generating stop condition, the address counter will "roll over" to 00H and the data of 00H will be read out.

The AK4373 supports two basic read operations: CURRENT ADDRESS READ and RANDOM ADDRESS READ.

(2)-2-1. CURRENT ADDRESS READ

The AK4373 contains an internal address counter that maintains the address of the last word accessed, incremented by one. Therefore, if the last access (either a read or write) were to address "n", the next CURRENT READ operation would access data from the address "n+1". After receipt of the slave address with R/W bit "1", the AK4373 generates an acknowledge, transmits 1-byte of data to the address set by the internal address counter and increments the internal address counter by 1. If the master does not generate an acknowledge but generates stop condition instead, the AK4373 ceases transmission.

(2)-2-2. RANDOM ADDRESS READ

The random read operation allows the master to access any memory location at random. Prior to issuing the slave address with the R/W bit "1", the master must first perform a "dummy" write operation. The master issues start request, a slave address (R/W bit $=$ "0") and then the register address to read. After the register address is acknowledged, the master immediately reissues the start request and the slave address with the R/W bit "1". The AK4373 then generates an acknowledge, 1 byte of data and increments the internal address counter by 1. If the master does not generate an acknowledge but generates stop condition instead, the AK4373 ceases transmission.

Figure 65. START and STOP Conditions

Figure 67. Bit Transfer on the $I²C$ -Bus

■ Register Map

Note 46. PDN pin = "L" resets the registers to their default values.

Note 47. Unused bits indicated "0" must contain a "0" value.
ミ Register Definitions

PMDAC: DAC Power Management

0: Power-down (default)

1: Power-up

PMSPK: Speaker-Amp Power Management

0: Power-down (default)

1: Power-up

PMMIN: MIN Input Power Management

0: Power-down (default)

1: Power-up

The PMMIN bit must be set to "1" at the same time when the PMHPL bit, PMHPR bit or PMSPK bit is set to $"$ ^{1"}.

PMVCM: VCOM Power Management

0: Power-down (default)

1: Power-up

When any blocks are powered-up, the PMVCM bit must be set to "1". The PMVCM bit can be set to "0" only when all power management bits of 00H, 01H and MCKO bits are "0".

Each block can be powered-down respectively by writing "0" in each bit of this address. When the PDN pin is "L", all blocks are powered-down regardless of the setting of this address. In this case, register is initialized to the default value.

When all power management bits are "0" in the 00H, 01H addresses and MCKO bit is "0", all blocks are powered-down. The register values remain unchanged. The register values remain unchanged. Power supply current is $20\mu A(typ)$ in this case. For fully shut down (typ. 1 μA), PDN pin must be "L".

When DAC is not used, external clocks may not be present. When DAC is used, external clocks must always be present.

PMPLL: PLL Power Management

0: EXT Mode and Power-Down (default)

1: PLL Mode and Power-up

 MCKO: Master Clock Output Enable on all clock mode (PLL Master/Slave Mode1, 2 /EXT Master, Slave Mode) 0: Disable: MCKO pin = "L" (default)

1: Enable: Output frequency is selected by PS1-0 bits.

MCKAC: MCKI Input Mode Select

0: CMOS input (default)

1: AC coupling input

M/S: Master / Slave Mode Select

0: Slave Mode (default)

1: Master Mode

PMHPR: Headphone-Amp Rch Power Management

0: Power-down (default)

1: Power-up

PMHPL: Headphone-Amp Lch Power Management

0: Power-down (default)

1: Power-up

HPMTN: Headphone-Amp Mute Control

0: Mute (default)

1: Normal operation

PSEUDO, HPBTL: Headphone Output Type Select

Table 46. Headphone Output Type Select (N/A: Not Available)

DACS: Switch Control from DAC to Speaker-Amp

0: OFF (default)

 $1:ON$

When DACS bit is "1", DAC output signal is input to Speaker-Amp.

MINS: Switch Control from MIN to Speaker-Amp

0: OFF (default)

1: ON

When MINS bit is "1", monaural signal is input to Speaker-Amp.

SPPSN: Speaker-Amp Power-Save Mode

- 0: Power-Save Mode (default)
- 1: Normal Operation

When SPPSN bit is "0", Speaker-Amp is in power-save mode. In this mode, the SPP pin goes to Hi-Z and the SPN pin is outputs HVDD/2 voltage. When PMSPK bit = "1", SPPSN bit is enabled.

SPKG1-0: Speaker-Amp Output Gain Select [\(Table 42\)](#page-63-0)

 DIF2-0: Audio Interface Format ([Table 17\)](#page-36-0) Default: "010" (Left justified)

BCKO: BICK Output Frequency Select at Master Mode [\(Table 11\)](#page-31-0)

 PLL3-0: PLL Reference Clock Select ([Table 5](#page-29-0)) Default: "0000" (LRCK pin)

 FS3-0: Sampling Frequency Select ([Table 6](#page-29-0) and [Table 7](#page-29-0)) and MCKI Frequency Select ([Table 12\)](#page-34-0) FS3-0 bits select sampling frequency at PLL mode and MCKI frequency at EXT mode.

BCKP: BICK Polarity at DSP Mode ([Table 18](#page-36-0))

- "0": SDTO is output by the rising edge ("↑") of BICK and SDTI is latched by the falling edge ("↓"). (default)
- "1": SDTO is output by the falling edge ("↓") of BICK and SDTI is latched by the rising edge ("↑").

MSBS: LRCK Polarity at DSP Mode [\(Table 18\)](#page-36-0)

- "0": The rising edge ("↑") of LRCK is half clock of BICK before the channel change. (default)
- "1": The rising edge ("↑") of LRCK is one clock of BICK before the channel change.

PS1-0: MCKO Output Frequency Select [\(Table 10\)](#page-31-0) Default: "00" (256fs)

Addr	\sim Register Name	\mathbf{r} ৴	D ₆	\sim ້	Œ ້	\sim \sim	\mathbf{A} ₽∠		D ₀
06H	-1 Select imer	\mathcal{N} ĪМ	WTM $1 \text{M}2$	'N	773. `M0	WTM M	WTM `M0	DECT IЛ	RFST0
Default									

RFST1-0: ALC First recovery Speed [\(Table 28\)](#page-51-0) Default: "00"(4times)

0: 1061/fs (default)

1: 256/fs

This is the transition time between DVL/R7-0 bits = 00H and FFH.

LMTH1-0: ALC Limiter Detection Level / Recovery Counter Reset Level [\(Table 22\)](#page-49-0) Default: "00"

LMTH1 bit is D6 bit of 0BH.

- RGAIN1-0: ALC Recovery GAIN Step [\(Table 26\)](#page-50-0) Default: "00" RGAIN1 bit is D7 bit of 0BH.
- LMAT1-0: ALC Limiter ATT Step ([Table 23](#page-49-0)) Default: "00"
- ZELMN: Zero Crossing Detection Enable at ALC Limiter Operation 0: Enable (default)
	- 1: Disable

 ALC: ALC Enable 0: ALC Disable (default) 1: ALC Enable

REF7-0: Reference Value at ALC Recovery Operation. 0.375dB step, 242 Level [\(Table 27](#page-51-0)) Default: "E1H" (+30.0dB)

WTM2-0: ALC Recovery Waiting Period ([Table 25](#page-50-0)) Default: "000" (128/fs)

ZTM1-0: ALC Limiter/Recovery Operation Zero Crossing Timeout Period ([Table 24](#page-49-0)) Default: "00" (128/fs)

DVTM: Digital Volume Transition Time Setting [\(Table 33\)](#page-55-0)

 AVL7-0, AVR7-0: ALC Block Digital Volume; 0.375dB step, 242 Level [\(Table 30\)](#page-53-0) Default:"E1H" (+30dB)

 DVL7-0, DVR7-0: Output Digital Volume ([Table 32](#page-55-0)) Default: "18H" (0dB)

 VBAT: HP-Amp Common Voltage ([Table 40](#page-62-0)) 0: 0.5 x HVDD (default) 1: 0.64 x AVDD

FRN: Fast Recovery Enable 0: Enable(default) 1:Disable

LMTH1: ALC Limiter Detection Level / Recovery Counter Reset Level [\(Table 22](#page-49-0))

RGAIN1: ALC Recovery GAIN Step ([Table 26](#page-50-0))

 DEM1-0: De-emphasis Frequency Select ([Table 31](#page-55-0)) Default: "01" (OFF)

DVOLC: Output Digital Volume Control Mode Select

0: Independent

1: Dependent (default)

When DVOLC bit = "1", DVL7-0 bits control both Lch and Rch volume level, while register values of DVL7-0 bits are not written to DVR7-0 bits. When DVOLC bit = "0", DVL7-0 bits control Lch level and DVR7-0 bits control Rch level, respectively.

SMUTE: Soft Mute Control

0: Normal Operation (default)

1: DAC outputs soft-muted

DACH: Switch Control from DAC to Headphone-Amp

0: OFF (default)

1: ON

MINH: Switch Control from MIN to HP-Amp

0: OFF (default)

1: ON

When MINH bit is "1", monaural signal is input to HP-Amp.

HPM: Headphone-Amp Mono Output Select

0: Stereo (default)

1: Mono

When the HPM bit = "1", DAC output signal is output to Lch and Rch of the Headphone-Amp as $(L+R)/2$. HPM bit must be changed when DAC is powered-down.

AVOLC: ALC Block Digital Volume Control Mode Select

0: Independent

1: Dependent (dfault)

When AVOLC bit = "1", AVL7-0 bits control both Lch and Rch volume level, while register values of AVL7-0 bits are not written to AVR7-0 bits. When AVOLC bit = "0", AVL7-0 bits control Lch level and AVR7-0 bits control Rch level, respectively.

HPG: Headphone-Amp Gain Select [\(Table 38\)](#page-59-0)

0: 0dB (default)

 $1 \cdot +3.6$ dB

HPG bit must be changed when the Headphone-Amp is powered-down.

FIL3: FIL3 (Stereo Separation Emphasis Filter) Coefficient Setting Enable

0: Disable (default)

1: Enable

When FIL3 bit is "1", the settings of F3A13-0 and F3B13-0 bits are valid. When FIL3 bit is "0", FIL3 block is through (0dB).

EQ: EQ (Gain Compensation Filter) Coefficient Setting Enable

0: Disable (default)

1: Enable

When EQ bit is "1", the settings of EQA15-0, EQB13-0 and EQC15-0 bits are valid. When EQ bit is "0", EQ block is through (0dB).

HPF: High pass filter Coefficient Setting Enable

0: Disable (default)

1: Enable

When HPF bit is "1", the settings of F1A13-0 and F1B13-0 bits are valid. When HPF bit is "0", HPF block is through (0dB).

- LPF: Low pass filter Coefficient Setting Enable
	- 0: Disable (default)

1: Enable

When LPF bit is "1", the settings of F2A13-0 and F2B13-0 bits are valid. When LPF bit is "0", LPF block is through (0dB).

GN1-0: Gain Select at GAIN block ([Table 21](#page-43-0)) Default: "00"

F3A13-0, F3B13-0: FIL3 (Stereo Separation Emphasis Filter) Coefficient (14bit x 2) Default: "0000H"

F3AS: FIL3 (Stereo Separation Emphasis Filter) Select 0: HPF (default)

1: LPF

- EQA15-0, EQB13-0, EQC15-C0: EQ (Gain Compensation Filter) Coefficient (14bit x 2 + 16bit x 1) Default: "0000H"
- F1A13-0, F1B13-0: High pass filer Coefficient (14bit x 2) Default: "0000H"
- F2A13-0, F2B13-0: Low pass filer Coefficient (14bit x 2) Default: "0000H"

EQ1: Equalizer 1 Coefficient Setting Enable

0: Disable (default)

1: Enable

When EQ1 bit is "1", the settings of E1A15-0, E1B15-0 and E1C15-0 bits are enabled. When EQ1 bit is "0", EQ1 block is through (0dB).

EQ2: Equalizer 2 Coefficient Setting Enable

0: Disable (default)

1: Enable

When EQ2 bit is "1", the settings of E2A15-0, E2B15-0 and E2C15-0 bits are enabled. When EQ2 bit is "0", EQ2 block is through (0dB).

EQ3: Equalizer 3 Coefficient Setting Enable

0: Disable (default)

1: Enable

When EQ3 bit is "1", the settings of E3A15-0, E3B15-0 and E3C15-0 bits are enabled. When EO3 bit is "0", EQ3 block is through (0dB).

EQ4: Equalizer 4 Coefficient Setting Enable

0: Disable (default)

1: Enable

When EQ4 bit is "1", the settings of E4A15-0, E4B15-0 and E4C15-0 bits are enabled. When EQ4 bit is "0", EQ4 block is through (0dB).

EQ5: Equalizer 5 Coefficient Setting Enable

0: Disable (default)

1: Enable

When EQ5 bit is "1", the settings of E5A15-0, E5B15-0 and E5C15-0 bits are enabled. When EQ5 bit is "0", EQ5 block is through (0dB).

- E1A15-0, E1B15-0, E1C15-0: Equalizer 1 Coefficient (16bit x3) default: "0000H"
- E2A15-0, E2B15-0, E2C15-0: Equalizer 2 Coefficient (16bit x3) default: "0000H"
- E3A15-0, E3B15-0, E3C15-0: Equalizer 3 Coefficient (16bit x3) default: "0000H"
- E4A15-0, E4B15-0, E4C15-0: Equalizer 4 Coefficient (16bit x3) default: "0000H"
- E5A15-0, E5B15-0, E5C15-0: Equalizer 5 Coefficient (16bit x3) default: "0000H"

SYSTEM DESIGN

[Figure 68,](#page-83-0) [Figure 69](#page-84-0) and [Figure 70](#page-85-0) shows the system connection diagram for the AK4373. The evaluation board [AKD4373] demonstrates the optimum layout, power supply arrangements and measurement results.

Notes:

- VSS1, VSS2 and VSS3 of the AK4373 must be distributed separately from the ground of external controllers.
- All digital input pins should not be left floating.
- When the AK4373 is EXT mode (PMPLL bit = "0"), a resistor and a capacitor of the VCOC pin are not needed.
- When the AK4373 is PLL mode (PMPLL bit = "1"), a resistor and a capacitor of the VCOC pin are shown in [Table 5](#page-29-0).
- When piezo speaker is used, 2.6 ∼ 4.0V power must be supplied to HVDD and 20Ω or more series resistors must be connected to both SPP and SPN pins, respectively.
- When the AK4373 is used at master mode, LRCK and BICK pins are floating before M/S bit is changed to "1". Therefore, 100kΩ around pull-up resistor must be connected to LRCK and BICK pins of the AK4373.
- If the Analog Mixing block is used as a single-ended, the MIN- pin must be connected to VSS1 in series with a capacitor to avoid induced external noise.

Figure 68. Typical Connection Diagram (Single-ended mode, HPBTL bit = PSEUDO bit = "0")

Notes:

- VSS1, VSS2 and VSS3 of the AK4373 must be distributed separately from the ground of external controllers.
- All digital input pins must not be left floating.
- When the AK4373 is EXT mode (PMPLL bit $=$ "0"), a resistor and a capacitor of the VCOC pin are not needed.
- When the AK4373 is PLL mode (PMPLL bit = "1"), a resistor and a capacitor of the VCOC pin are shown in [Table 5](#page-29-0).
- When the AK4373 is used at master mode, LRCK and BICK pins are floating before M/S bit is changed to "1". Therefore, 100kΩ around pull-up resistor must be connected to LRCK and BICK pins of the AK4373.
- If the Analog Mixing block will is used as a single-ended, the MIN- pin must be connected to VSS1 in series with a capacitor to avoid induced external noise.

Figure 69. Typical Connection Diagram (Differential mode, HPBTL bit = "1", PSEUDO bit = "0")

[Headphone: Pseudo cap-less mode]

Notes:

- VSS1, VSS2 and VSS3 of the AK4373 must be distributed separately from the ground of external controllers.
- All digital input pins must not be left floating.
- When the AK4373 is EXT mode (PMPLL bit = "0"), a resistor and a capacitor of the VCOC pin are not needed.
- When the AK4373 is PLL mode (PMPLL bit = "1"), a resistor and a capacitor of the VCOC pin are shown in [Table 5](#page-29-0).
- When the AK4373 is used at master mode, LRCK and BICK pins are floating before M/S bit is changed to "1". Therefore, 100kΩ around pull-up resistor must be connected to LRCK and BICK pins of the AK4373.
- If the Analog Mixing block is used as a single-ended, the MIN- pin must be connected to VSS1 in series with a capacitor to avoid induced external noise.

Figure 70. Typical Connection Diagram (Pseudo cap-less mode, HPBTL bit = "0", PSEUDO bit = "1")

1. Grounding and Power Supply Decoupling

The AK4373 requires careful attention to power supply and grounding arrangements. AVDD, DVDD and HVDD are usually supplied from the system's analog supply. If AVDD, DVDD and HVDD are supplied separately, the power-up sequence is not critical. VSS1, VSS2 and VSS3 of the AK4373 must be connected to the analog ground plane. System analog ground and digital ground must be connected together near to where the supplies are brought onto the printed circuit board. Decoupling capacitors must be as close to the AK4373 as possible, with the small value ceramic capacitor being the nearest.

2. Voltage Reference

VCOM is a signal ground of this chip. A 2.2 μ F electrolytic capacitor in parallel with a 0.1 μ F ceramic capacitor attached to the VCOM pin eliminates the effects of high frequency noise. No load current may be drawn from the VCOM pin. All signals, especially clocks, should be kept away from the VCOM pin in order to avoid unwanted coupling into the AK4373.

3. Analog Outputs

The input data format for the DAC is 2's complement. The output voltage is a positive full scale for $7FFFFHH(\omega)24bit)$ and a negative full scale for 800000H(@24bit). The Line Output-Amp, Headphone-Amp and Speaker-Amp outputs are centered at HVDD/2 when VBAT bit is "0". ([Table 40](#page-62-0))

CONTROL SEQUENCE

■ Clock Set up

When DAC is powered-up, the clocks must be supplied.

1. PLL Master Mode.

Figure 71. Clock Set Up Sequence (1)

<Example>

- (1) After Power Up, PDN pin = "L" \rightarrow "H"
	- "L" time of 150ns or more is needed to reset the AK4373.
- (2) DIF1-0, PLL3-0, FS3-0, BCKO and M/S bits should be set during this period.
- (3) Power Up VCOM: PMVCM bit = "0" \rightarrow "1"
- VCOM must first be powered-up before the other block operates.
- (4) In case of using MCKO output: MCKO bit = "1" In case of not using MCKO output: MCKO bit = " 0 "
- (5) PLL lock time is 40ms(max) after PMPLL bit changes from "0" to "1" and MCKI is supplied from an external source.
- (6) The AK4373 starts to output the LRCK and the BICK clocks after the PLL becomes stable. Then normal operation starts.
- (7) The invalid frequency is output from the MCKO pin during this period if MCKO bit = "1".
- (8) The normal clock is output from the MCKO pin after the PLL is locked if MCKO bit = "1".

2. PLL Slave Mode (LRCK or BICK pin)

<Example>

(2)After Power Up: PDN pin "L" \rightarrow "H"

"L" time of 150ns or more is needed to reset the AK4373.

(3)DIF1-0, FS3-0 and PLL3-0 bits should be set during this period.

(4) Power Up VCOM: PMVCM bit = "0" \rightarrow "1"

VCOM must first be powered up before the other block operates.

(5)PLL starts after the PMPLL bit changes from "0" to "1" and PLL reference clock (LRCK or BICK pin) is supplied. PLL lock time is 160ms(max) when LRCK is a PLL reference clock. And PLL lock time is 4ms(max) when BICK is a PLL reference clock.

(6)Normal operation stats after that the PLL is locked.

3. PLL Slave Mode (MCKI pin)

Figure 73. Clock Set Up Sequence (3)

<Example>

- (1) After Power Up: PDN pin "L" \rightarrow "H"
	- "L" time of 150ns or more is needed to reset the AK4373.
- (2) DIF1-0, PLL3-0 and FS3-0 bits should be set during this period.
- (3) Power Up VCOM: PMVCM bit = "0" \rightarrow "1"
- VCOM must first be powered up before the other block operates.
- (4) Enable MCKO output: MCKO bit = "1"
- (5) PLL starts after that the PMPLL bit changes from "0" to "1" and PLL reference clock (MCKI pin) is supplied. PLL lock time is 40ms(max).
- (6) The normal clock is output from MCKO after PLL is locked.
- (7) The invalid frequency is output from MCKO during this period.
- (8) BICK and LRCK clocks should be synchronized with MCKO clock.

4. EXT Slave Mode

<Example>

- (1) After Power Up: PDN pin "L" \rightarrow "H"
- "L" time of 150ns or more is needed to reset the AK4373.
- (2) DIF1-0 and FS1-0 bits must be set during this period.
- (3) Power Up VCOM: PMVCM bit = "0" \rightarrow "1"
- VCOM must first be powered up before the other block operates.
- (4) Normal operation starts after the MCKI, LRCK and BICK are supplied.

5. EXT Master Mode

Figure 75. Clock Set Up Sequence (5)

<Example>

- (1) After Power Up: PDN pin "L" \rightarrow "H"
	- "L" time of 150ns or more is needed to reset the AK4373.
- (2) MCKI must be input.
- (3) After DIF1-0 and FS1-0 bits are set, M/S bit should be set to "1". Then LRCK and BICK are output.
- (4) Power Up VCOM: PMVCM bit = "0" \rightarrow "1"

VCOM should first be powered up before the other block operates.

■ Speaker-amp Output

Figure 76. Speaker-Amp Output Sequence

<Example>

- At first, clocks should be supplied according to "Clock Set Up" sequence.
- (1) Set up a sampling frequency (FS3-0 bits). When the AK4373 is PLL mode, DAC and Speaker-Amp should be powered-up in consideration of PLL lock time after a sampling frequency is changed.
- (2) Set up the path of "DAC \rightarrow SPK-Amp": DACS bit = "0" \rightarrow "1"
- (3) SPK-Amp gain setting: SPKG1-0 bits = "00" \rightarrow "01"
- (4) Set up Timer Select for ALC (Addr: 06H)
- (5) Set up REF value for ALC (Addr: 08H)
- (6) Set up LMTH1 and RGAIN1 bits (Addr: 0BH)
- (7) Set up LMTH0, RGAIN0, LMAT1-0 and ALC bits (Addr: 07H)
- (8) Set up the ALC Block Digital Volume (Addr: 09H and 0CH)
- AVL7-0 and AVR7-0 bits should be set to "91H"(0dB). (9) Set up the output digital volume (Addr: 0AH and 0DH).

When DVOLC bit is "1" (default), DVL7-0 bits set the volume of both channels. After DAC is powered-up, the digital volume changes from default value (0dB) to the register setting value by the soft transition.

- (10) Power Up of DAC and Speaker-Amp: PMDAC = PMSPK bits = " 0 " \rightarrow "1"
- When ALC bit is "1", ALC operation starts from the gain set by AVL/R7-0 bits.
- (11) Exit the power-save-mode of Speaker-Amp: SPPSN bit = "0" \rightarrow "1"
- (12) Enter the power-save-mode of Speaker-Amp: SPPSN bit = "1" \rightarrow "0"
- (13) Disable the path of "DAC \rightarrow SPK-Amp": DACS bit = "1" \rightarrow "0"
- (14) Power Down DAC and Speaker-Amp: PMDAC = PMSPK bits = "1" \rightarrow "0"

■ Headphone-amp Output (Single-Ended or Differential or Pseudo cap-less)

Figure 77. Headphone-Amp Output Sequence

<Example>

- At first, clocks should be supplied according to "Clock Set Up" sequence.
- (1) Set up a sampling frequency (FS3-0 bits). When the AK4373 is PLL mode, DAC and Speaker-Amp should be powered-up in consideration of PLL lock time after a sampling frequency is changed.
- (2) Set up the path of "DAC \rightarrow HP-Amp": DACH bit = "0" \rightarrow "1"
- (3) Select output type of the headphone (HPBTL and PSEUDO bits "00"= Single-ended, "10"=Differential, "01"=Pseudo cap-less)
- (4) Set up the ALC Block Digital Volume (Addr: 09H and 0CH)
- AVL7-0 and AVR7-0 bits should be set to "91H"(0dB).
- (5) Set up the output digital volume (Addr: 0AH and 0DH) When DVOLC bit is "1" (default), DVL7-0 bits set the volume of both channels. After DAC is powered-up, the digital volume changes from default value (0dB) to the register setting value by the soft transition. (6) Power up DAC: PMDAC bit = "0" \rightarrow "1"
- When ALC bit is "1", ALC operation starts from the gain set by AVL/R7-0 bits.
- (7) Power up headphone-amp: PMHPL = PMHPR bits = " 0 " \rightarrow "1"
	- Output voltage of headphone-amp is still VSS2.
- (8) Rise up the common voltage of headphone-amp: HPMTN bit = "0" \rightarrow "1"

The rise time depends on HVDD and the capacitor value which connected with the MUTET pin. When HVDD=3.3V and the capacitor value is 1.0μF, the time constant is τ r = 100ms(typ), 250ms(max).

(9) Fall down the common voltage of headphone-amp: HPMTN bit = "1" \rightarrow "0" The fall time depends on HVDD and the capacitor value which connected with the MUTET pin. When HVDD=3.3V and the capacitor value is 1.0 μ F, the time constant is τ f = 100ms(typ), 250ms(max). If the power supply is powered-off or headphone-Amp is powered-down before the common voltage changes to GND, the pop noise occurs. It takes twice of τf that the common voltage changes to GND.

- (10) Power down headphone-amp: PMHPL = PMHPR bits = "1" \rightarrow "0"
- (11) Power down DAC: PMDAC bit = "1" \rightarrow "0"
- (12) Disable the path of "DAC \rightarrow HP-Amp": DACH bit = "1" \rightarrow "0"

■ Stop of Clock

Master clock can be stopped when DAC is not used.

1. PLL Master Mode

Figure 80. Clock Stopping Sequence (3)

<Example>

- (1) Power down PLL: PMPLL bit = "1" \rightarrow "0" Stop MCKO output: MCKO bit = " $1" \rightarrow$ "0"
- (2) Stop the external master clock.

4. EXT Slave Mode

Figure 82. Clock Stopping Sequence (5)

<Example>

(1) Stop MCKI clock. BICK and LRCK are fixed to "H" or "L".

■ Power down

Power supply current can also be shut down (typ. 1μ A) by stopping clocks and setting PDN pin = "L". When PDN pin = "L", the registers are initialized.

PACKAGE

Note) The exposed pad on the bottom surface of the package must be open or connected to the ground.

■ Material & Lead finish

MARKING

XXXXX : Date code identifier (5 digits)

REVISION HISTORY

IMPORTANT NOTICE

- These products and their specifications are subject to change without notice. When you consider any use or application of these products, please make inquiries the sales office of Asahi Kasei Microdevices Corporation (AKM) or authorized distributors as to current status of the products.
- Descriptions of external circuits, application circuits, software and other related information contained in this document are provided only to illustrate the operation and application examples of the semiconductor products. You are fully responsible for the incorporation of these external circuits, application circuits, software and other related information in the design of your equipments. AKM assumes no responsibility for any losses incurred by you or third parties arising from the use of these information herein. AKM assumes no liability for infringement of any patent, intellectual property, or other rights in the application or use of such information contained herein.
- Any export of these products, or devices or systems containing them, may require an export license or other official approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange, or strategic materials.
- AKM products are neither intended nor authorized for use as critical components_{Note1}) in any safety, life support, or other hazard related device or system_{Note2}), and AKM assumes no responsibility for such use, except for the use approved with the express written consent by Representative Director of AKM. As used here:

Note1) A critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability.

Note2) A hazard related device or system is one designed or intended for life support or maintenance of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property.

It is the responsibility of the buyer or distributor of AKM products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the above content and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold AKM harmless from any and all claims arising from the use of said product in the absence of such notification.