

Asahi KASEI ASAHI KASEI EMD

AK4397

High Performance Premium 32-Bit DAC

GENERAL DESCRIPTION

The AK4397 is a high performance premium 32bit DAC for the 192kHz sampling mode of DVD-Audio including a 32bit digital filter. Using AKM's multi bit architecture for its modulator the AK4397 delivers a wide dynamic range while preserving linearity for improved THD+N performance. The AK4397 has full differential SCF outputs, removing the need for AC coupling capacitors and increasing performance for systems with excessive clock jitter. The AK4397 accepts 192kHz PCM data and 1-bit DSD data, ideal for a wide range of applications including DVD-Audio and SACD. The AK4397 has a functional compatibility with the AK4393/4/5 and lower power dissipation.

FEATURES

• 128x Over sampling

• Sampling Rate: 30kHz ~ 216kHz

• 32Bit 8x Digital Filter (Slow-roll-off option) Ripple: ±0.005dB, Attenuation: 75dB

• High Tolerance to Clock Jitter

• Low Distortion Differential Output

• DSD data input available

• Digital De-emphasis for 32, 44.1, 48kHz sampling

Soft Mute

• Digital Attenuator (Linear 256 steps)

THD+N: -103dBDR, S/N: 120dB

• I/F Format: 24/32bit MSB justified, 16/20/24/32bit LSB justified, I2S, DSD

• Master Clock: Normal Speed: 256fs, 384fs, 512fs, 768fs or 1152fs

Double Speed: 128fs, 192fs, 256fs or 384fs

Quad Speed: 128fs or 192fs DSD: 512fs or 768fs

• Power Supply: 4.75 ~ 5.25V


TTL Level Digital I/FPackage: 44pin LQFP







■ Block Diagram



Block Diagram






■ Ordering Guide

AK4397EQ $-10 \sim +70^{\circ}$ C 44pin LQFP (0.8mm pitch)

AKD4397 Evaluation Board for AK4397

■ Pin Layout





PIN/FUNCTION

No.	Pin Name	I/O	Function						
1	DVDD	-	Digital Power Supply Pin, 4.75 ~ 5.25V						
2	PDN	I	Power-Down Mode Pin When at "L", the AK4397 is in power-down mode and is held in reset. The AK4397 should always be reset upon power-up.						
2	BICK	I	Audio Serial Data Clock Pin in PCM Mode						
3	DCLK	I	DSD Clock Pin in DSD mode						
4	SDATA	I	Audio Serial Data Input Pin in PCM Mode						
4	DSDL	I	DSD Lch Data Input Pin in DSD Mode						
5	LRCK	I	L/R Clock Pin in PCM Mode						
3	DSDR	I	DSD Rch Data Input Pin in DSD Mode						
6	Soft Mute Pin in Parallel Mode When this pin goes "H", soft mute cycle is initiated. When returning "L", the output mute releases.								
	CSN	Ι	Chip Select Pin in Serial Mode						
7	DFS0	I	Sampling Speed Mode Select Pin in Parallel Mode (Internal pull-down pin)						
/	CAD0	I	Chip Address 0 Pin in Serial Mode (Internal pull-down pin)						
8	DEM0	I	De-emphasis Enable 0 Pin in Parallel Mode						
0	CCLK	I	Control Data Clock Pin in Serial Mode						
9	DEM1	I	De-emphasis Enable 1 Pin in Parallel Mode						
,	CDTI	I	Control Data Input Pin in Serial Mode						
10	DIF0	I	Digital Input Format 0 Pin in PCM Mode						
10	DCLK	I	DSD Clock Pin in DSD Mode						
11	DIF1	I	Digital Input Format 1 Pin in PCM Mode						
11	DSDL	I	DSD Lch Data Input Pin in DSD Mode						
12	DIF2	I	Digital Input Format 2 Pin in PCM Mode						
12	DSDR	I	DSD Rch Data Input Pin in DSD Mode						
13	NC	-	No internal bonding. Connect to GND.						

Note: All input pins except internal pull-up/down pins should not be left floating.



			D11-1/Gi-1 G-14 Di	(Internal mall mark)					
14	P/S	I	Parallel/Serial Select Pin	(Internal pull-up pin)					
	ACKS	т	"L": Serial Mode, "H": Parallel Mode	1 M - 1 -					
15	ACKS	I	Iaster Clock Auto Setting Mode Pin in Parallel Mode ch Zero Input Detect Pin in Serial Mode						
	DZFR	О	•						
1.0	TST1	О	Test 1 Pin in Parallel Mode						
16			Should be open.						
	DZFL	О	Lch Zero Input Detect Pin in Serial Mode						
	TST2	I	Test 2 Pin in Parallel Mode	(Internal pull-down pin)					
17	1512		Connect to GND.						
	CAD1	I	Chip Address 1 Pin in Serial Mode	(Internal pull-down pin)					
18	NC	_	No internal bonding.						
10	TVC	_	Connect to GND.						
19	NC	_	No internal bonding.						
	110		Connect to GND.						
20	NC	_	No internal bonding.						
<u> </u>			Connect to GND.						
21	NC	-	No internal bonding. Connect to GND.						
22	AOLITAD	0							
22	AOUTRP	0	Rch Positive Analog Output Pin						
23	AOUTRN	О	Rch Negative Analog Output Pin						
24	VSS1	-	Ground Pin						
25	VDDR	-	Rch Analog Power Supply Pin, 4.75 ~ 5.25V						
26	VREFHR	I	Rch High Level Voltage Reference Input Pin						
27	VREFLR	I	Rch Low Level Voltage Reference Input Pin						
28	NC	_	No internal bonding.						
			Connect to GND.						
29	VREFLL	I	Lch Low Level Voltage Reference Input Pin						
30	VREFHL	I	Lch High Level Voltage Reference Input Pin						
31	VDDL	-	Lch Analog Power Supply Pin, 4.75 ~ 5.25V						
32	VSS2	-	Ground Pin						
33	AOUTLN	О	Lch Negative Analog Output Pin						
34	AOUTLP	О	Lch Positive Analog Output Pin						
35	NC	_	No internal bonding.						
33	110		Connect to GND.						
36	NC	_	No internal bonding.						
			Connect to GND.						
37	NC	_	No internal bonding.						
 			Connect to GND. No internal bonding.						
38	NC	-	Connect to GND.						
			No internal bonding.						
39	NC	-	Connect to GND.						
40	VSS3	_	Ground Pin						
41	AVDD	_	Analog Power Supply Pin, 4.75 ~ 5.25V						
42	MCLK	Ī	Master Clock Input Pin						
43	VSS4		Ground Pin						
43	V 334	-	No internal bonding.						
44	NC	-	Connect to GND.						
		<u> </u>	al pull un/down ping should not be left floating						

Note: All input pins except internal pull-up/down pins should not be left floating.



■ Handling of Unused Pin

The unused I/O pins should be processed appropriately as below.

(1) Parallel Mode (PCM Mode only)

Classification	Pin Name	Setting
Analog	AOUTLP, AOUTLN	These pins should be open.
Analog	AOUTRP, AOUTRN	These pins should be open.
	SMUTE	This pin should be connected to VSS4.
Digital	TST1	This pin should be open.
	TST2	This pin should be connected to VSS4.

(2) Serial Mode

1. PCM Mode

Classification	Pin Name	Setting
Analog		These pins should be open.
Analog	AOUTRP, AOUTRN	These pins should be open.
Digital	DIF2, DIF1, DIF0	These pins should be connected to VSS4.
Digital	DZFL, DZFR	These pins should be open.

2. DSD Mode

• In case of using #3(DCLK), #4(DSDL) and #5(DSDR) pins

Classification	Pin Name	Setting
Analog	AOUTLP, AOUTLN	These pins should be open.
Analog	AOUTR+, AOUTR-	These pins should be open.
Disital	DCLK(#10), DSDL(#11), DSDR(#12)	These pins should be connected to VSS4.
Digital	DZFL, DZFR	These pins should be open.

• In case of using #10(DCLK), #11(DSDL) and #12(DSDR) pins

Classification	Pin Name	Setting
Analog	AOUTLP, AOUTLN	These pins should be open.
Analog	AOUTRP, AOUTRN	These pins should be open.
Digital	DCLK(#3), DSDL(#4), DSDR(#5)	These pins should be connected to VSS4.
Digital		These pins should be open.



ABSOLUTE MAXIMUM RATINGS

 $\overline{(VSS1-4 = 0V; Note 1)}$

Parameter		Symbol	min	max	Units
Power Supplies:	Power Supplies: Analog		-0.3	6.0	V
	Analog	VDDL/R	-0.3	6.0	V
	Digital	DVDD	-0.3	6.0	V
Input Current, Any	ut Current, Any pin Except Supplies		-	±10	mA
Digital Input Voltage		VIND	-0.3	DVDD+0.3	V
Ambient Temperat	ure (Power applied)	Ta	-10	70	°C
Storage Temperatu	re	Tstg	-65	150	°C

Note 1. All voltages with respect to ground.

Note 2. VSS1-4 must be connected to the same analog ground plane.

WARNING: Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.

	RECOMMENDED OPERATING CONDITIONS									
(VSS1-4 =0V; Note 1)	VSS1-4 =0V; Note 1)									
Parameter	Parameter Symbol min typ max U									
Power Supplies:	Analog	AVDD	4.75	5.0	5.25	V				
(Note 3)	Analog	VDDL/R	4.75	5.0	5.25	V				
	Digital	DVDD	4.75	5.0	5.25	V				
Voltage Reference	"H" voltage reference	VREFHL/R	AVDD-0.5	-	AVDD	V				
(Note 4)	"L" voltage reference	VREFLL/R	VSS	-	-	V				
·	VREFH-VREFL	Δ VREF	3.0	-	AVDD	V				

Note 1. All voltages with respect to ground.

Note 3. The power up sequence between AVDD and DVDD is not critical.

Note 4. Analog output voltage scales with the voltage of (VREFH – VREFL). AOUT (typ.@0dB) = (AOUT+) – (AOUT–) = ± 2.8 Vpp× (VREFHL/R – VREFLL/R)/5.

^{*} AKEMD assumes no responsibility for the usage beyond the conditions in this data sheet.





ANALOG CHARACTERISTICS

(Ta=25°C; AVDD=VDDL/R=DVDD=5.0V; VSS1-4 =0V; VREFHL/R=AVDD, VREFLL/R= VSS; Input data=24bit; $R_L \ge 1k\Omega$; BICK=64fs; Input Signal Frequency = 1kHz; Sampling Frequency = 44.1kHz; Measurement bandwidth = $20Hz \sim 20kHz$; External Circuit: Figure 18; unless otherwise specified.)

Parameter	min	typ	max	Units		
Resolution		-	-	24	Bits	
Dynamic Characteristics	(Note 5)					
THD+N	fs=44.1kHz	0dBFS	-	-103	-93	dB
	BW=20kHz	-60dBFS	-	-57	-	dB
	fs=96kHz	0dBFS	-	-100	-	dB
	BW=40kHz	-60dBFS	-	-54	-	dB
	fs=192kHz	0dBFS		-100	-	dB
	BW=40kHz	-60dBFS		-54	-	dB
	BW=80kHz	-60dBFS		-51	-	dB
Dynamic Range (-60dBFS w						
S/N (A-weighted)		(Note 7)	114	120		dB
Interchannel Isolation (1kHz)			100	110		dB
DC Accuracy						
Interchannel Gain Mismatch			-	0.15	0.3	dB
Gain Drift		(Note 8)	-	20	-	ppm/°C
Output Voltage		(Note 9)	±2.65	±2.8	±2.95	Vpp
Load Capacitance			-	-	25	pF
Load Resistance		(Note 10)	1	-	-	kΩ
Power Supplies						
Power Supply Current						
Normal operation	n (PDN pin = "H")	')				
AVDD +	AVDD + VDDL/R				47	mA
DVDD (f	s ≤ 96kHz)		-	21	-	mA
DVDD (f	$\hat{s} = 192 \text{kHz}$			27	41	mA
Power down (PD		(Note 11)				
AVDD+I	OVDD			10	100	μΑ
Power Supply Rejection		(Note 12)	-	50	-	dB

- Note 5. Measured by Audio Precision, System Two. Averaging mode. Refer to the evaluation board manual.
- Note 6. By Figure 18. External LPF Circuit Example 2.101dB at 16bit data and 118dB at 20bit data.
- Note 7. By Figure 18. External LPF Circuit Example 2. S/N does not depend on input bit length.
- Note 8. The voltage on (VREFHL/R VREFLL/R) is held +5V externally.
- Note 9. Full-scale voltage(0dB). Output voltage scales with the voltage of (VREFHL/R VREFLL/R). AOUT (typ.@0dB) = (AOUT+) (AOUT-) = ± 2.8 Vpp × (VREFHL/R VREFLL/R)/5.
- Note 10. Regarding Load Resistance, AC load is $1 \text{ k}\Omega$ (min) with DC cut capacitor. Please refer to Figure 18. DC load is $1.5\text{k}\Omega$ (min) without DC cut capacitor. Please refer to Figure 17. Load Resistance value defines apposite to ground voltage. Analog performance is sensitive to capacitive load that is connected output pin. Therefore capacitive load must be minimized.
- Note 11. In the power-down mode. P/S pin = DVDD, and all other digital input pins including clock pins (MCLK, BICK and LRCK) are held VSS4.
- Note 12. PSR is applied to AVDD, DVDD with 1kHz, 100mVpp. VREFHL/R pin is held +5V.



SHARP ROLL-OFF FILTER CHARACTERISTICS (fs = 44.1kHz)

(Ta=25°C; AVDD=VDDL/R=4.75 ~ 5.25V, DVDD=4.75 ~ 5.25V; Normal Speed Mode; DEM=OFF; SLOW bi ="0")

Parameter			Symbol	min	typ	max	Units	
Digital Filter								
Passband	(Note 13)	±0.01dB	PB	0		20.0	kHz	
		-6.0dB		-	22.05	=	kHz	
Stopband (Note 13)			SB	24.1			kHz	
Passband Ripple			PR			±0.005	dB	
Stopband Attenuation			SA	75			dB	
Group Delay (Note 14)			GD	-	28	-	1/fs	
Digital Filter + SCF								
Frequency Respo	onse : $0 \sim 20.0$ k	Hz		-	±0.2	-	dB	

SHARP ROLL-OFF FILTER CHARACTERISTICS (fs = 96kHz)

(Ta=25°C; AVDD=VDDL/R=4.75 ~ 5.25V, DVDD=4.75 ~ 5.25V; Double Speed Mode; DEM=OFF; SLOW bit="0")

Parameter			Symbol	min	typ	max	Units			
Digital Filter										
Passband	(Note 13)	±0.01dB	PB	0		43.5	kHz			
		-6.0dB		-	48.0	=	kHz			
Stopband		(Note 13)	SB	52.5			kHz			
Passband Ripple			PR			±0.005	dB			
Stopband Attenuat	tion		SA	75			dB			
Group Delay (Note 14)			GD	-	28	=	1/fs			
Digital Filter + SCF										
Frequency Respon	$se: 0 \sim 40.0k$	Hz		-	±0.3	-	dB			

SHARP ROLL-OFF FILTER CHARACTERISTICS (fs = 192kHz)

(Ta=25°C; AVDD=VDDL/R=4.75 ~ 5.25V, DVDD=4.75 ~ 5.25V; Quad Speed Mode; DEM=OFF; SLOW bit="0")

Parameter			Symbol	min	typ	max	Units		
Digital Filter									
Passband	(Note 13)	±0.01dB	PB	0		87.0	kHz		
		-6.0dB		-	96.0	-	kHz		
Stopband		(Note 13)	SB	105			kHz		
Passband Ripple			PR			±0.005	dB		
Stopband Attenu	ation		SA	75			dB		
Group Delay		(Note 14)	GD	-	28	-	1/fs		
Digital Filter + SCF									
Frequency Response : 0 ~ 80.0kHz				-	+0/-1	-	dB		

Note 13. The passband and stopband frequencies scale with fs. For example, PB = $0.4535 \times \text{fs}$ (@ $\pm 0.01 \text{dB}$), SB = $0.546 \times \text{fs}$.

Note 14. The calculating delay time which occurred by digital filtering. This time is from setting the 16/20/24bit data of both channels to input register to the output of analog signal.



SLOW ROLL-OFF FILTER CHARACTERISTICS (fs = 44.1kHz)

(Ta=25°C; AVDD=VDDL/R=4.75 ~ 5.25V, DVDD=4.75 ~ 5.25V; Normal Speed Mode; DEM=OFF; SLOW bit="1")

Parameter			Symbol	min	typ	max	Units
Digital Filter							
Passband	(Note 15)	±0.04dB	PB	0		8.1	kHz
		-3.0dB		-	18.2	=	kHz
Stopband		(Note 15)	SB	39.2			kHz
Passband Ripple			PR			±0.005	dB
Stopband Attenua	tion		SA	72			dB
Group Delay		(Note 14)	GD	-	28	-	1/fs
Digital Filter + S	CF						
Frequency Respon	nse: $0 \sim 20.0$ kF	łz		-	+0/-5	-	dB

SLOW ROLL-OFF FILTER CHARACTERISTICS (fs = 96kHz)

_(Ta=25°C; AVDD=VDDL/R=4.75 ~ 5.25V, DVDD=4.75 ~ 5.25V; DEM=OFF; SLOW bit="1")

Parameter			Symbol	min	typ	max	Units
Digital Filter							
Passband	(Note 15)	±0.04dB	PB	0		17.7	kHz
		-3.0dB		-	39.6	-	kHz
Stopband		(Note 15)	SB	85.3			kHz
Passband Ripple			PR			±0.005	dB
Stopband Attenu	ation		SA	72			dB
Group Delay		(Note 14)	GD	-	28	-	1/fs
Digital Filter + S	SCF						
Frequency Respo	onse: $0 \sim 40.0 \text{kH}$	łz		-	+0/-4	-	dB

SLOW ROLL-OFF FILTER CHARACTERISTICS (fs = 192kHz)

(Ta=25°C; AVDD=VDDL/R=4.75 ~ 5.25V, DVDD=4.75 ~ 5.25V; Quad Speed Mode; DEM=OFF; SLOW bit="1")

Parameter			Symbol	min	typ	max	Units
Digital Filter							
Passband	(Note 15)	±0.04dB	PB	0		35.5	kHz
		-3.0dB		=	79.1	-	kHz
Stopband		(Note 15)	SB	171			kHz
Passband Ripple			PR			±0.005	dB
Stopband Attenua	ation		SA	72			dB
Group Delay		(Note 14)	GD	-	28	-	1/fs
Digital Filter + S	SCF						
Frequency Respo	nse: 0 ~ 80.0kF	łz		-	+0/-5	-	dB

Note 15. The passband and stopband frequencies scale with fs. For example, $PB = 0.185 \times fs$ (@±0.04dB), $SB = 0.888 \times fs$.





DC CHARACTERISTICS

 $\overline{\text{(Ta=25°C; AVDD=VDDL/R=4.75} \sim 5.25\text{V, DVDD=4.75} \sim 5.25\text{V)}}$

Parameter		Symbol	min	typ	max	Units
High-Level Input Voltage		VIH	2.4	-	-	V
Low-Level Input Voltage		VIL	-	-	0.8	V
High-Level Output Voltage	$(Iout = -100\mu A)$	VOH	DVDD-0.5	-	-	V
Low-Level Output Voltage	$(Iout = 100 \mu A)$	VOL	-	-	0.5	V
Input Leakage Current	(Note 16)	Iin	-	-	±10	μA

Note 16. DFS0 and P/S pins have internal pull-up devices, nominally $100k\Omega$. Therefore DFS0 pin and P/S pin are not included.



SWITCHING CHARACTERISTICS

 $(Ta=25^{\circ}C; AVDD=VDDL/R=4.75 \sim 5.25V, DVDD=4.75 \sim 5.25V)$

Parameter	Í	Symbol	min	typ	max	Units
Master Clock Timing						
Frequency		fCLK	7.7		41.472	MHz
Duty Cycle		dCLK	40		60	%
LRCK Frequency	(Note 17)					
Normal Speed Mode		fsn	30		54	kHz
Double Speed Mode		fsd	54		108	kHz
Quad Speed Mode		fsq	108		216	kHz
Duty Cycle		Duty	45		55	%
PCM Audio Interface Timing						
BICK Period						
Normal Speed Mode		tBCK	1/128fn			ns
Double Speed Mode		tBCK	1/64fd			ns
Quad Speed Mode		tBCK	1/64fq			ns
BICK Pulse Width Low		tBCKL	30			ns
BICK Pulse Width High		tBCKH	30			ns
BICK "↑" to LRCK Edge	(Note 18)	tBLR	20			ns
LRCK Edge to BICK "↑"	(Note 18)	tLRB	20			ns
SDATA Hold Time		tSDH	20			ns
SDATA Setup Time		tSDS	20			ns
DSD Audio Interface Timing						
DCLK Period		tDCK	1/64fs			ns
DCLK Pulse Width Low		tDCKL	160			ns
DCLK Pulse Width High		tDCKH	160			ns
DCLK Edge to DSDL/R	(Note 19)	tDDD	-20		20	ns
Control Interface Timing						
CCLK Period		tCCK	200			ns
CCLK Pulse Width Low		tCCKL	80			ns
Pulse Width High		tCCKH	80			ns
CDTI Setup Time		tCDS	50			ns
CDTI Hold Time		tCDH	50			ns
CSN High Time		tCSW	150			ns
CSN "↓" to CCLK "↑"		tCSS	50			ns
CCLK "↑" to CSN "↑"		tCSH	50			ns
Reset Timing						
PDN Pulse Width	(Note 20)	tPD	150			ns

Note 17. When the normal/double/quad speed modes are switched, AK4397 should be reset by PDN pin or RSTN bit.

Note 18. BICK rising edge must not occur at the same time as LRCK edge.


Note 19. DSD data transmitting device must meet this time.

Note 20. The AK4397 can be reset by bringing PDN pin "L" to "H". When the states of or DFS1-0 bits change, the AK4397 should be reset by RSTN bit.







■ Timing Diagram








Audio Serial Interface Timing (DSD Normal Mode, DCKB bit = "0")




Audio Serial Interface Timing (DSD Phase Modulation Mode, DCKB bit = "0")



WRITE Command Input Timing





[AK4397]

OPERATION OVERVIEW

■ D/A Conversion Mode

In serial mode, the AK4397 can perform D/A conversion for either PCM data or DSD data. The D/P bit controls PCM/DSD mode. When DSD mode, DSD data can be input from DCLK, DSDL and DSDR pins. When PCM mode, PCM data can be input from BICK, LRCK and SDATA pins. When PCM/DSD mode changes by D/P bit, the AK4397 should be reset by RSTN bit. It takes about 2/fs to 3/fs to change the mode. In parallel mode, the AK4397 performs for only PCM data.

D/P bit	Interface
0	PCM
1	DSD

Table 1. PCM/DSD Mode Control

■ System Clock

[1] PCM Mode

The external clocks, which are required to operate the AK4397, are MCLK, BICK and LRCK. MCLK should be synchronized with LRCK but the phase is not critical. The MCLK is used to operate the digital interpolation filter and the delta-sigma modulator. When external clocks are changed, the AK4397 should be reset by PDN pin or RSTN bit.

All external clocks (MCLK, BICK and LRCK) should always be present whenever the AK4397 is in normal operation mode (PDN pin = "H"). If these clocks are not provided, the AK4397 may draw excess current because the device utilizes dynamic refreshed logic internally. If the external clocks are not present, the AK4397 should be in the power-down mode (PDN pin = "L") or in the reset mode (RSTN bit = "0"). After exiting reset (PDN pin = "L" \rightarrow "H") at power-up etc., the AK4397 is in power-down mode until MCLK is supplied.

- (1) Parallel Mode (P/S pin = "H")
- 1. Manual Setting Mode (ACKS pin = "L")

MCLK frequency is detected automatically and the sampling speed is set by DFS0 pin (Table 2). The MCLK frequency corresponding to each sampling speed should be provided (Table 3). DFS1 bit is fixed to "0". When DFS0 pin is changed, the AK4397 should be reset by PDN pin. Quad speed mode is not supported in this mode.

DFS0 pin	Sampling Rate (fs)					
L	Normal Speed Mode 30kHz ~ 54kHz					
Н	Double Speed Mode	54kHz ~ 108kHz				

Table 2. Sampling Speed (Manual Setting Mode @Parallel Mode)

LRCK		MCLK (MHz)							
fs	128fs	192fs	256fs	384fs	512fs	768fs	1152fs	64fs	
32.0kHz	N/A	N/A	8.1920	12.2880	16.3840	24.5760	36.8640	2.0480MHz	
44.1kHz	N/A	N/A	11.2896	16.9344	22.5792	33.8688	N/A	2.8224MHz	
48.0kHz	N/A	N/A	12.2880	18.4320	24.5760	36.8640	N/A	3.0720MHz	
88.2kHz	11.2896	16.9344	22.5792	33.8688	N/A	N/A	N/A	5.6448MHz	
96.0kHz	12.2880	18.4320	24.5760	36.8640	N/A	N/A	N/A	6.1440MHz	

Table 3. System Clock Example (Manual Setting Mode @Parallel Mode)





2. Auto Setting Mode (ACKS pin = "H")

MCLK frequency and the sampling speed are detected automatically (Table 4) and DFS0 pin is ignored. DFS0 pin should be fixed to VSS4 or DVDD.

MC	LK	Sampling Speed		
115	52fs	Normal (fs≤32kHz)		
512fs	768fs	Normal		
256fs	384fs	Double		
128fs	192fs	Quad		

Table 4. Sampling Speed (Auto Setting Mode @Parallel Mode)

LRCK		MCLK (MHz)							
fs	128fs	192fs	256fs	384fs	512fs	768fs	1152fs	Speed	
32.0kHz	N/A	N/A	N/A	N/A	16.3840	24.5760	36.8640		
44.1kHz	N/A	N/A	N/A	N/A	22.5792	33.8688	N/A	Normal	
48.0kHz	N/A	N/A	N/A	N/A	24.5760	36.8640	N/A	1	
88.2kHz	N/A	N/A	22.5792	33.8688	N/A	N/A	N/A	Double	
96.0kHz	N/A	N/A	24.5760	36.8640	N/A	N/A	N/A	Double	
176.4kHz	22.5792	33.8688	N/A	N/A	N/A	N/A	N/A	Quad	
192.0kHz	24.5760	36.8640	N/A	N/A	N/A	N/A	N/A	Quau	

Table 5. System Clock Example (Auto Setting Mode @Parallel Mode)

- (2) Serial Mode (P/S pin = "L")
- 1. Manual Setting Mode (ACKS bit = "0")

MCLK frequency is detected automatically and the sampling speed is set by DFS1-0 bits (Table 6). The MCLK frequency corresponding to each sampling speed should be provided (Table 7). The AK4397 is set to Manual Setting Mode at power-up (PDN pin = "L" \rightarrow "H"). When DFS1-0 bits are changed, the AK4397 should be reset by RSTN bit.

DFS1 bit	DFS0 bit	Sampling F		
0	0	Normal Speed Mode	30kHz ~ 54kHz	(default)
0	1	Double Speed Mode	54kHz ~ 108kHz	
1	0	Quad Speed Mode	120kHz ~ 216kHz	

Table 6. Sampling Speed (Manual Setting Mode @Serial Mode)

LRCK		MCLK (MHz)							
fs	128fs	192fs	256fs	384fs	512fs	768fs	1152fs	64fs	
32.0kHz	N/A	N/A	8.1920	12.2880	16.3840	24.5760	36.8640	2.0480MHz	
44.1kHz	N/A	N/A	11.2896	16.9344	22.5792	33.8688	N/A	2.8224MHz	
48.0kHz	N/A	N/A	12.2880	18.4320	24.5760	36.8640	N/A	3.0720MHz	
88.2kHz	11.2896	16.9344	22.5792	33.8688	N/A	N/A	N/A	5.6448MHz	
96.0kHz	12.2880	18.4320	24.5760	36.8640	N/A	N/A	N/A	6.1440MHz	
176.4kHz	22.5792	33.8688	N/A	N/A	N/A	N/A	N/A	11.2896MHz	
192.0kHz	24.5760	36.8640	N/A	N/A	N/A	N/A	N/A	12.2880MHz	

Table 7. System Clock Example (Manual Setting Mode @Serial Mode)



[AK4397]

2. Auto Setting Mode (ACKS bit = "1")

MCLK frequency and the sampling speed are detected automatically (Table 8) and DFS1-0 bits are ignored. The MCLK frequency corresponding to each sampling speed should be provided (Table 9).

MC	CLK	Sampling Speed
115	52fs	Normal (fs≤32kHz)
512fs	768fs	Normal
256fs	384fs	Double
128fs	192fs	Quad

Table 8. Sampling Speed (Auto Setting Mode @Serial Mode)

LRCK				MCLK (MHz)			Sampling
fs	128fs	192fs	256fs	384fs	512fs	768fs	1152fs	Speed
32.0kHz	N/A	N/A	N/A	N/A	16.3840	24.5760	36.8640	
44.1kHz	N/A	N/A	N/A	N/A	22.5792	33.8688	N/A	Normal
48.0kHz	N/A	N/A	N/A	N/A	24.5760	36.8640	N/A	
88.2kHz	N/A	N/A	22.5792	33.8688	N/A	N/A	N/A	Double
96.0kHz	N/A	N/A	24.5760	36.8640	N/A	N/A	N/A	Double
176.4kHz	22.5792	33.8688	N/A	N/A	N/A	N/A	N/A	Quad
192.0kHz	24.5760	36.8640	N/A	N/A	N/A	N/A	N/A	Quad

Table 9. System Clock Example (Auto Setting Mode @Serial Mode)

[2] DSD Mode

The external clocks, which are required to operate the AK4397, are MCLK and DCLK. MCLK should be synchronized with DCLK but the phase is not critical. The frequency of MCLK is set by DCKS bit.

All external clocks (MCLK, DCLK) should always be present whenever the AK4397 is in the normal operation mode (PDN pin = "H"). If these clocks are not provided, the AK4397 may draw excess current because the device utilizes dynamic refreshed logic internally. The AK4397 should be reset by PDN pin = "L" after threse clocks are provided. If the external clocks are not present, the AK4397 should be in the power-down mode (PDN pin = "L"). After exiting reset(PDN pin = "L" \rightarrow "H") at power-up etc., the AK4397 is in the power-down mode until MCLK is input.

DCKS bit	MCLK Frequency	DCLK Frequency	
0	512fs	64fs	(default)
1	768fs	64fs	

Table 10. System Clock (DSD Mode)




■ Audio Interface Format

[1] PCM Mode

Data is shifted in via the SDATA pin using BICK and LRCK inputs. Five data formats are supported and selected by the DIF2-0 pins (Parallel mode) or DIF2-0 bits (Serial mode) as shown in Table 11. In all formats the serial data is MSB-first, 2's compliment format and is latched on the rising edge of BICK. Mode 2 can be used for 20 and 16 MSB justified formats by zeroing the unused LSBs.

Mode	DIF2	DIF1	DIF0	Input Format	BICK	Figure	
0	0	0	0	16bit LSB justified	≥ 32fs	Figure 1	1
1	0	0	1	20bit LSB justified	≥ 48fs	Figure 2	
2	0	1	0	24bit MSB justified	≥ 48fs	Figure 3	(default)
3	0	1	1	24bit I ² S Compatible	≥ 48fs	Figure 4	
4	1	0	0	24bit LSB justified	≥ 48fs	Figure 2	
5	1	0	1	32bit LSB justified	≥ 64fs	Figure 5	
6	1	1	0	32bit MSB justified	≥ 64fs	Figure 6	
7	1	1	1	32bit I ² S Compatible	≥ 64fs	Figure 7	

Table 11. Audio Interface Format



LRCK BICK (64fs) **SDATA** Don't care 19 Don't care 19 0 Mode 1 19:MSB, 0:LSB **SDATA** Don't care 22 21 20 19 0 Don't care 23 22 21 20 19 0 23 Mode 4 23:MSB, 0:LSB Lch Data Rch Data

Figure 2. Mode 1, 4 Timing




Figure 3. Mode 2 Timing




Figure 4. Mode 3 Timing




Figure 5. Mode 5 Timing




Figure 6. Mode 6 Timing




Figure 7. Mode 7 Timing





[2] DSD Mode

In case of DSD mode, DIF2-0 pins and DIF2-0 bits are ignored. The frequency of DCLK is fixed to 64fs. DCKB bit can invert the polarity of DCLK.




Figure 8. DSD Mode Timing



■ D/A conversion mode switching timing




Figure 10. D/A Mode Switching Timing (DSD to PCM)

Caution: In DSD mode, the signal level is ranging from 25% to 75%. Peak levels of DSD signal above this duty are not recommended by SACD format book (Scarlet Book).

■ De-emphasis Filter

A digital de-emphasis filter is available for 32kHz, 44.1kHz or 48kHz sampling rates (tc = 50/15µs) and is enabled or disabled with DEM1-0 pins or DEM1-0 bits. In case of double speed and quad speed mode, the digital de-emphasis filter is always off. When DSD mode, DEM1-0 bits are ignored. The setting value is held even if PCM mode and DSD mode are switched.

DEM1	DEM0	Mode	
0	0	44.1kHz	
0	1	OFF	(default)
1	0	48kHz	
1	1	32kHz	

Table 12. De-emphasis Control (Normal Speed Mode)

■ Output Volume

The AK4397 includes channel independent digital output volumes (ATT) with 256 levels at linear step including MUTE. These volumes are in front of the DAC and can attenuate the input data from 0dB to –48dB and mute. When changing levels, transitions are executed via soft changes; thus no switching noise occurs during these transitions. The transition time of 1 level and all 256 levels is shown in Table 13.

Sampling Speed	Transition Time						
Sampling Speed	1 Level	255 to 0					
Normal Speed Mode	4LRCK	1020LRCK					
Double Speed Mode	8LRCK	2040LRCK					
Quad Speed Mode	16LRCK	4080LRCK					

Table 13. ATT Transition Time




[AK4397]

■ Zero Detection

The AK4397 has channel-independent zeros detect function. When the input data at each channel is continuously zeros for 8192 LRCK cycles, DZF pin of each channel goes to "H". DZF pin of each channel immediately goes to "L" if input data of each channel is not zero after going DZF pin "H". If RSTN bit is "0", DZF pins of both channels go to "H". DZF pins of both channels go to "L" at 4 ~ 5/fs after RSTN bit returns to "1". If DZFM bit is set to "1", DZF pins of both channels go to "H" only when the input data at both channels are continuously zeros for 8192 LRCK cycles. Zero detect function can be disabled by DZFE bit. In this case, DZF pins of both channels are always "L". DZFB bit can invert the polarity of DZF pin.

■ Soft Mute operation

Soft mute operation is performed at digital domain. When SMUTE pin goes to "H" or SMUTE bit goes to "1", the output signal is attenuated by $-\infty$ during ATT_DATA × ATT transition time (Table 13) from the current ATT level. When SMUTE pin is returned to "L" or SMUTE bit is returned to "0", the mute is cancelled and the output attenuation gradually changes to the ATT level during ATT DATA \times ATT transition time. If the soft mute is cancelled before attenuating $-\infty$ after starting the operation, the attenuation is discontinued and returned to ATT level by the same cycle. The soft mute is effective for changing the signal source without stopping the signal transmission.



Notes:

- (1) ATT DATA × ATT transition time (Table 13). For example, this time is 1020LRCK cycles (1020/fs) at ATT DATA=255 in Normal Speed Mode.
- (2) Analog output corresponding to digital input has the group delay (GD).
- (3) If the soft mute is cancelled before attenuating $-\infty$ after starting the operation, the attenuation is discontinued and returned to ATT level by the same cycle.
- (4) When the input data at each channel is continuously zeros for 8192 LRCK cycles, DZF pin of each channel goes to "H". DZF pin immediately goes to "L" if input data are not zero after going DZF pin "H".

Figure 11. Soft Mute Function

■ System Reset


The AK4397 should be reset once by bringing PDN pin = "L" upon power-up. The analog section exits power-down mode by MCLK input and then the digital section exits power-down mode after the internal counter counts MCLK during 4/fs.





■ Power-Down

The AK4397 is placed in the power-down mode by bringing PDN pin "L" and the anlog outputs are floating (Hi-Z). Figure 12 shows an example of the system timing at the power-down and power-up.



Notes:


- (1) The analog output corresponding to digital input has the group delay (GD).
- (2) Analog outputs are floating (Hi -Z) at the power-down mode.
- (3) Click noise occurs at the edge (" $\uparrow \downarrow$ ") of PDN signal. This noise is output even if "0" data is input.
- (4) The external clocks (MCLK, BICK and LRCK) can be stopped in the power-down mode (PDN pin = "L").
- (5) Please mute the analog output externally if the click noise (3) influences system application. The timing example is shown in this figure.
- (6) DZF pins are "L" in the power-down mode (PDN pin = "L").

Figure 12. Power-down/up sequence example



■ Reset Function

When RSTN bit = "0", the AK4397's digital section is powered down but the internal register values are not initialized. The analog outputs go to AVDD/2 voltage and DZF pins of both channels go to "H". Figure 13 shows the example of reset by RSTN bit.



Notes:

- (1) The analog output corresponding to digital input has the group delay (GD).
- (2) Analog outputs go to AVDD/2 voltage.
- (3) Click noise occurs at the edges (" $\uparrow \downarrow$ ") of the internal timing of RSTN bit. This noise is output even if "0" data is input.
- (4) The external clocks (MCLK, BICK and LRCK) can be stopped in the reset mode (RSTN bit = "0").
- (5) DZF pins go to "H" when the RSTN bit becomes "0", and go to "L" at 2/fs after RSTN bit becomes "1".
- (6) There is a delay, $3 \sim 4/\text{fs}$ from RSTN bit "0" to the internal RSTN bit "0", and $2 \sim 3/\text{fs}$ from RSTN bit "1" to the internal RSTN bit "1".

Figure 13. Reset sequence example






■ Register Control Interface

Pins (parallel control mode) or registers (serial control mode) can control each functions of the AK4397. In parallel mode, the register setting is ignored and the pin setting is ignored in serial mode. When the state of P/S pin is changed, the AK4397 should be reset by PDN pin. The serial control interface is enabled by the P/S pin = "L". In this mode, pin setting must be all "L". Internal registers may be written by 3-wire μP interface pins: CSN, CCLK and CDTI. The data on this interface consists of Chip address (2bits, CAD0/1), Read/Write (1bit; fixed to "1"), Register address (MSB first, 5bits) and Control data (MSB first, 8bits). The AK4397 latches the data on the rising edge of CCLK, so data should be clocked in on the falling edge. The writing of data becomes valid by CSN "↑". The clock speed of CCLK is 5MHz (max).

Function	Parallel mode	Serial mode
Auto Setting Mode	0	0
Manual Setting Mode	0	0
Audio Format	O	0
De-emphasis	0	0
SMUTE	O	0
DSD Mode	X	0
Zero Detection	X	0
Slow roll-off response	X	0
Digital Attenuator	X	0

Table 14. Function List (O: Available, X: Not available)

PDN pin = "L" resets the registers to their default values. In serial mode, the internal timing circuit is reset by RSTN bit, but the registers are not initialized.



C1-C0: Chip Address (C1=CAD1, C0=CAD0)
R/W: READ/WRITE (Fixed to "1", Write only)

A4-A0: Register Address D7-D0: Control Data

Figure 14. Control I/F Timing

^{*} The AK4397 does not support the read command.

^{*} When the AK4397 is in the power down mode (PDN pin = "L") or the MCLK is not provided, writing into the control register is inhibited.

^{*} The control data can not be written when the CCLK rising edge is 15times or less or 17times or more during CSN is "L".



■ Register Map

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
00H	Control 1	ACKS	0	0	0	DIF2	DIF1	DIF0	RSTN
01H	Control 2	DZFE	DZFM	SLOW	DFS1	DFS0	DEM1	DEM0	SMUTE
02H	Control 3	D/P	DSDM	DCKS	DCKB	0	DZFB	0	0
03H	Lch ATT	ATT7	ATT6	ATT5	ATT4	ATT3	ATT2	ATT1	ATT0
04H	Rch ATT	ATT7	ATT6	ATT5	ATT4	ATT3	ATT2	ATT1	ATT0

Notes:

For addresses from 05H to 1FH, data must not be written.

When PDN pin goes to "L", the registers are initialized to their default values.

When RSTN bit goes to "0", the only internal timing is reset and the registers are not initialized to their default values.

When the state of P/S pin is changed, the AK4397 should be reset by PDN pin.

■ Register Definitions

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
00H	Control 1	ACKS	0	0	0	DIF2	DIF1	DIF0	RSTN
	Default	0	0	0	0	0	1	0	1

RSTN: Internal timing reset

0: Reset. All registers are not initialized.

1: Normal Operation (default)

"0" resets the internal timing circuits. The register value will not be initialized.

DIF2-0: Audio data interface modes (Table 11)

Initial value is "010" (Mode 2: 24bit MSB justified).

ACKS: Master Clock Frequency Auto Setting Mode Enable (PCM only)

0: Disable: Manual Setting Mode (default)

1: Enable: Auto Setting Mode

When ACKS bit = "1", MCLK frequency and the sampling frequency are detected automatically.





Addr Register Name	D7		D6	÷	D5	į	D4	į	D3	į	D2	÷	D1	- ;	D0
01H Control 2	DZFE		DZFM		SLOW		DFS1		DFS0		DEM1		DEM0	1	SMUTE
Default	0	- :	0	-	0	-	0	÷	0	-	0	:	1	- ;	0

SMUTE: Soft Mute Enable

0: Normal Operation (default)1: DAC outputs soft-muted.

DEM1-0: De-emphasis Response (Table 12)

Initial value is "01" (OFF).

DFS1-0: Sampling Speed Control (Table 6)

Initial value is "00" (Normal speed).

When changing between Normal/Double Speed Mode and Quad Speed Mode, some click noise occurs at

that time.

SLOW: Slow Roll-off Filter Enable

0: Sharp roll-off filter (default)

1: Slow roll-off filter

DZFM: Data Zero Detect Mode

0: Channel Separated Mode (default)

1: Channel ANDed Mode

If the DZFM bit is set to "1", the DZF pins of both channels go to "H" only when the input data at both channels are continuously zeros for 8192 LRCK cycles.

DZFE: Data Zero Detect Enable

0: Disable (default)

1: Enable

Zero detect function can be disabled by DZFE bit "0". In this case, the DZF pins of both channels are always "L".





Addr	Register Name	D7	į	D6	i	D5	i	D4	i	D3	į	D2	i	D1	i	D0
02H	Control 3	D/P		DSDM	-	DCKS	-	DCKB		0		DZFB		0		0
	Default	0	- :	0	-	0	-	0	-	0	-	0		0		0

DZFB: Inverting Enable of DZF

0: DZF pin goes "H" at Zero Detection (default)

1: DZF pin goes "L" at Zero Detection

DCKB: Polarity of DCLK (DSD Only)

0: DSD data is output from DCLK falling edge. (default)

1: DSD data is output from DCLK rising edge.

DCKS: Master Clock Frequency Select at DSD mode (DSD only)

0: 512fs (default)

1: 768fs

DSDM: DSD Input Select

0: Input pin: #5, 6, 7 (default)

1: Input pin: #12, 13, 14

When DSDM bit is changed, the AK4397 should be reset by RSTN bit.

D/P: DSD/PCM Mode Select

0: PCM Mode (default)

1: DSD Mode

When D/P bit is changed, the AK4397 should be reset by RSTN bit.

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
03H	Lch ATT	ATT7	ATT6	ATT5	ATT4	ATT3	ATT2	ATT1	ATT0
04H	Rch ATT	ATT7	ATT6	ATT5	ATT4	ATT3	ATT2	ATT1	ATT0
	Default	1	1	1	1	1	1	1	1

ATT7-0: Attenuation Level

 $ATT = 20 \log_{10} (ATT_DATA / 255) [dB]$

FFH: 0dB (default)


00H: Mute



[AK4397]

SYSTEM DESIGN

Figure 15 show the system connection diagram. Figure 17, Figure 18 and Figure 19 show the analog output circuit examples. An evaluation board (AKD4397) is available which demonstrates the optimum layout, power supply arrangements and measurement results.



- Ceramic Capacitor

Notes:

- Chip Address = "00". LRCK = fs, BICK = 64fs.
- Power lines of AVDD and DVDD should be distributed separately from the point with low impedance of regulator
 - VSS1-4 must be connected to the same analog ground plane.
 - When AOUT drives some capacitive load, some resistor should be added in series between AOUT and capacitive load.
 - All input pins except pull-down/pull-up pins should not be left floating.

Figure 15. Typical Connection Diagram (AVDD=VDDL/R=5V, DVDD=5V, Serial mode)






Figure 16. Ground Layout

1. Grounding and Power Supply Decoupling

To minimize coupling by digital noise, decoupling capacitors should be connected to AVDD, VDDL/R and DVDD, respectively. AVDD, VDDL/R is supplied from analog supply in system and DVDD is supplied from digital supply in system. Power lines of AVDD, VDDL/R and DVDD should be distributed separately from the point with low impedance of regulator etc. The power up sequence between AVDD, VDDL/R and DVDD is not critical. **VSS1-4 must be connected to the same analog ground plane.** Decoupling capacitors for high frequency should be placed as near as possible.

2. Voltage Reference

The differential Voltage between VREFHL/R and VREFLL/R set the analog output range. VREFHL/R pin is normally connected to AVDD and VREFLL/R pin is normally connected to VSS. VREFHL/R and VREFLL/R should be connected with a $0.1\mu F$ ceramic capacitor. An electrolytic capacitor $10\mu F$ parallel with a $0.1\mu F$ ceramic capacitor attached between VREFHL/R pin and VREFLL/R pin eliminates the effects of high frequency noise. All signals, especially clocks, should be kept away from the VREFHL/R and VREFLL/R pins in order to avoid unwanted coupling into the AK4397.

3. Analog Outputs

The analog outputs are full differential outputs and 2.8Vpp (typ, VREFHL/R – VREFLL/R = 5V) centered around AVDD/2. The differential outputs are summed externally, $V_{AOUT} = (AOUT+) - (AOUT-)$ between AOUT+ and AOUT-. If the summing gain is 1, the output range is 5.6Vpp (typ, VREFHL/R – VREFLL/R = 5V). The bias voltage of the external summing circuit is supplied externally. The input data format is 2's complement. The output voltage (V_{AOUT}) is a positive full scale for 7FFFFFH (@24bit) and a negative full scale for 800000H (@24bit). The ideal V_{AOUT} is 0V for 000000H(@24bit).

The internal switched-capacitor filters attenuate the noise generated by the delta-sigma modulator beyond the audio passband. Figure 17 shows an example of external LPF circuit summing the differential outputs by an op-amp. Figure 18 shows an example of differential outputs and LPF circuit example by three op-amps.








Figure 17. External LPF Circuit Example 1 for PCM (fc = 99.2kHz, Q=0.704)

Frequency Response	Gain
20kHz	-0.011dB
40kHz	-0.127dB
80kHz	-1.571dB

Table 15. Filter Response of External LPF Circuit Example 1 for PCM




Figure 18. External LPF Circuit Example 2 for PCM

		1 st Stage	2 nd Stage	Total
Cut-off Frequency		182kHz	182kHz 284kHz	
Q		0.637	-	-
Gain		+3.9dB	-0.88dB	+3.02dB
Frequency Response	20kHz	-0.025	-0.021	-0.046dB
	40kHz	-0.106	-0.085	-0.191dB
	80kHz	-0.517	-0.331	-0.848dB

Table 16. Filter Response of External LPF Circuit Example 2 for PCM



It is recommended for SACD format book (Scarlet Book) that the filter response at SACD playback is an analog low pass filter with a cut-off frequency of maximum 50kHz and a slope of minimum 30dB/Oct. The AK4397 can achieve this filter response by combination of the internal filter (Table 17) and an external filter (Figure 19).

Frequency	Gain
20kHz	-0.4dB
50kHz	-2.8dB
100kHz	-15.5dB

Table 17. Internal Filter Response at DSD mode




Figure 19. External 3rd order LPF Circuit Example for DSD

Frequency	Gain
20kHz	-0.05dB
50kHz	-0.51dB
100kHz	-16.8dB


DC gain = 1.07dB

Table 18. 3rd order LPF (Figure 19) Response



PACKAGE

44pin LQFP (Unit: mm)



■ Material & Lead finish


Package molding compound: Epoxy

Lead frame material: Cu

Lead frame surface treatment: Solder (Pb free) plate



MARKING



- 1) Pin #1 indication
- 2) AKM Logo
- 3) Date Code: XXXXXXX(7 digits)
- 4) Marking Code: AK4397
- 5) Audio 4 pro Logo

REVISION HISTORY

Date (YY/MM/DD)	Revision	Reason	Page	Contents
07/05/11	00	First Edition		
08/02/12	01	Error Correct	25	Description about VCOM pin was deleted.
			26	$VCOM \rightarrow AVDD/2$
			32	2. Voltage Reference
				Description about VCOM pin was deleted.
				3. Analog Outputs $VCOM \rightarrow AVDD/2$
09/02/25	02	Error Correct	33	Figure 17 was changed. Table 15 was changed.



IMPORTANT NOTICE

- These products and their specifications are subject to change without notice.
 When you consider any use or application of these products, please make inquiries the sales office of Asahi Kasei EMD Corporation (AKEMD) or authorized distributors as to current status of the products.
- AKEMD assumes no liability for infringement of any patent, intellectual property, or other rights in the application or
 use of any information contained herein.
- Any export of these products, or devices or systems containing them, may require an export license or other official
 approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange,
 or strategic materials.
- AKEMD products are neither intended nor authorized for use as critical components_{Note1} in any safety, life support, or
 other hazard related device or system_{Note2}, and AKEMD assumes no responsibility for such use, except for the use
 approved with the express written consent by Representative Director of AKEMD. As used here:
 - Note1) A critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability.
 - Note2) A hazard related device or system is one designed or intended for life support or maintenance of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property.
- It is the responsibility of the buyer or distributor of AKEMD products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the above content and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold AKEMD harmless from any and all claims arising from the use of said product in the absence of such notification.