

256-Kbit (32 K × 8) Static RAM

Features

Very high speed: 70 nsTemperature ranges:

□ Industrial: -40 °C to +85 °C

■ Wide voltage range: 1.65 V to 2.25 V

■ Pin compatible with CY62256N

■ Ultra low standby power

Typical standby current: 1 μA

□ Maximum standby current: 4 μA

■ Ultra low active power

□ Typical active current: 1.3 mA at f = 1 MHz

■ Easy memory expansion with CE and OE features

■ Automatic power-down when deselected

Complementary metal oxide semiconductor (CMOS) for optimum speed and power

■ Offered in Pb-free 28-pin Narrow SOIC package


Functional Description

The CY62256EV18 is a high performance CMOS static RAM module organized as 32 K words by 8-bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery LifeTM (MoBL[®]) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption when addresses are not toggling. Placing the device in standby mode reduces power consumption by more than 99 percent when deselected ($\overline{\text{CE}}$ HIGH). The eight input and output pins (I/O₀ through I/O₇) are placed in a high impedance state when the device is deselected ($\overline{\text{CE}}$ HIGH), the outputs are disabled ($\overline{\text{OE}}$ HIGH), or a write operation is in progress ($\overline{\text{CE}}$ LOW and $\overline{\text{WE}}$ LOW).

To write to the device, take chip enable (\overline{CE}) LOW and write enable (\overline{WE}) LOW. Data on the eight I/O pins is then written into the location specified on the address pin $(A_0$ through $A_{14})$.

To read <u>from</u> the device, take chip enable (\overline{CE} <u>LOW</u>) and output enable (\overline{OE}) LOW while forcing write enable (\overline{WE}) HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins.

Logic Block Diagram







Contents


| Pin Configuration | 3 |
|--------------------------------|---|
| Product Portfolio | |
| Maximum Ratings | 4 |
| Operating Range | |
| Electrical Characteristics | |
| Capacitance | |
| Thermal Resistance | |
| AC Test Loads and Waveforms | |
| Data Retention Characteristics | 6 |
| Data Retention Waveform | |
| Switching Characteristics | |
| Switching Waveforms | |

| Truth Table | 10 |
|---|----|
| Ordering Information | 11 |
| Ordering Code Definitions | 11 |
| Package Diagrams | 12 |
| Acronyms | 13 |
| Document Conventions | 13 |
| Units of Measure | 13 |
| Document History Page | 14 |
| Sales, Solutions, and Legal Information | 14 |
| Worldwide Sales and Design Support | 14 |
| Products | 14 |
| PSoC Solutions | 1/ |



Pin Configuration

Figure 1. 28-pin Narrow SOIC



Product Portfolio

| | | | | | | | | | | Power Di | ssipation | | | |
|---------------|------------|---------------------------|--------------------|--------------------------------|----|---------------------------|-------|---------------------------|------------------------------|--------------------------------|-----------|---|----------------|--|
| Product | Range | V _{CC} Range (V) | | ange V _{CC} Range (V) | | V _{CC} Range (V) | | V _{CC} Range (V) | | Operating I _{CC} (mA) | |) | Standby I (uA) | |
| | | | | | | | f = f | max | Standby I _{SB2} (µA | | | | | |
| | | Min | Typ ^[1] | Max | | Typ ^[1] | Max | Typ ^[1] | Max | Typ [1] | Max | | | |
| CY62256EV18LL | Industrial | 1.65 | 1.8 | 2.25 | 70 | 1.3 | 2.0 | 11 | 16 | 1 | 4 | | | |

Note

^{1.} Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ)}, T_A = 25 \ {^\circ}C.$



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Ambient temperature with

Supply voltage to ground potential-0.2 V to 2.45 V

DC voltage applied to outputs in high Z State $^{[2,\,3]}$ -0.2 V to 2.45 V

| DC input voltage [2, 3] | 0.2 V to 2.45 V |
|---|-----------------|
| Output current into outputs (LOW) | 20 mA |
| Static discharge voltage (MIL-STD-883, method 3015) | > 2001 V |
| Latch-up current | > 200 mA |

Operating Range

| Device | Range | Ambient Temperature | V _{CC} ^[4] |
|---------------|------------|------------------------|--------------------------------|
| CY62256EV18LL | Industrial | –40 ℃ to +85 ℃ | 1.65 V to 2.25 V |

Electrical Characteristics

Over the Operating Range

| Dovemeter | Description | Took Co. | | | l lm!t | | |
|---------------------------------|---|--|--|------|----------------|-------------------------|------|
| Parameter | Description | lest Co | nditions | Min | Typ [5] | Max | Unit |
| V _{OH} | Output HIGH voltage | $I_{OH} = -0.1 \text{ mA}$ | | 1.4 | _ | _ | V |
| V _{OL} | Output LOW voltage | I _{OL} = 0.1 mA | | _ | _ | 0.2 | V |
| V _{IH} | Input HIGH voltage | $V_{CC} = 1.65 \text{ V to } 2.3$ | 25 V | 1.4 | - | V _{CC} + 0.2 V | V |
| V _{IL} | Input LOW voltage | $V_{CC} = 1.65 \text{ V to } 2.3$ | 25 V | -0.2 | - | 0.4 | V |
| I _{IX} | Input leakage current | $GND \le V_1 \le V_{CC}$ | | -1 | _ | +1 | μΑ |
| I _{OZ} | Output leakage current | $GND \le V_O \le V_{CC}, o$ | utput disabled | -1 | _ | +1 | μΑ |
| I _{CC} | V _{CC} operating supply current | $f = f_{max} = 1/t_{RC}$ | $V_{CC} = 2.25 \text{ V}$ | _ | 11 | 16 | mA |
| | | f = 1 MHz | I _{OUT} = 0 mA CMOS levels | _ | 1.3 | 2.0 | mA |
| I _{SB1} | Automatic CE power-down current — CMOS inputs | $\overline{\text{CE}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V},$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}, \text{V}_{\text{IN}} \le 0.2 \text{ V}$ $\text{f} = \text{f}_{\text{max}} \text{ (address and data only)},$ $\text{f} = 0 \text{ (OE and } \overline{\text{WE}} \text{), V}_{\text{CC}} = 2.25 \text{ V}$ | | _ | 1 | 4 | μА |
| I _{SB2} ^[6] | Automatic CE power-down current — CMOS inputs | | or $V_{IN} < 0.2 V$, | _ | 1 | 4 | μA |

- 2. $V_{IL(min)} = -2.0 \text{ V}$ for pulse durations less than 20 ns.

- V_{IL(min)} = -2.0 V for pulse duriations less than 20 ns.
 V_{IH(max)} = V_{CC} + 0.5 V for pulse durations less than 20 ns.
 Full device AC operation assumes a 100 μs ramp time from 0 to V_{CC(min)} and 200 μs wait time after V_{CC} stabilization.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
 Chip enables (CE) must be at CMOS level to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.



Capacitance


| Parameter [7] | Description | Test Conditions | Max | Unit |
|------------------|--------------------|--|-----|------|
| C _{IN} | Input capacitance | $T_A = 25 \text{°C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$ | 10 | pF |
| C _{OUT} | Output capacitance | | 10 | pF |

Thermal Resistance

| Parameter [7] | Description | Test Conditions | 28-pin SOIC | Unit |
|---------------|--|---|-------------|------|
| Θ_{JA} | Thermal resistance (junction to ambient) | Still air, soldered on a 3×4.5 inch, two-layer printed circuit board | 76.56 | C/W |
| ΘJC | Thermal resistance (junction to case) | | 36.07 | €/W |

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms



| Parameters | 1.8 V | Unit |
|-----------------|-------|------|
| R1 | 13500 | Ω |
| R2 | 10800 | Ω |
| R _{TH} | 6000 | Ω |
| V _{TH} | 0.8 | V |

Note7. Tested initially and after any design or process changes that may affect these parameters.




Data Retention Characteristics

Over the Operating Range

| Parameter | Description | Conditions | Min | Typ ^[8] | Max | Unit |
|----------------------------------|--------------------------------------|---|-----|--------------------|-----|------|
| V_{DR} | V _{CC} for data retention | | 1.0 | _ | _ | ٧ |
| I _{CCDR} ^[9] | Data retention current | $V_{CC} = 1.0 \text{ V}, \overline{CE} \ge V_{CC} - 0.2 \text{ V}, \\ V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$ | _ | _ | 3 | μA |
| t _{CDR} ^[10] | Chip deselect to data retention time | | 0 | _ | _ | ns |
| t _R ^[11] | Operation recovery time | | 70 | _ | _ | ns |

Data Retention Waveform

Figure 3. Data Retention Waveform [12]



- 8. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
 9. Chip enables (CE) must be at CMOS level to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.
- 10. Tested initially and after any design or process changes that may affect these parameters.
- 11. Full device AC operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 100 μs or stable at V_{CC(min)} ≥ 100 μs.

 12. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZCE}, and t_{HZWE} is less than t_{LZWE} for any given device.



Switching Characteristics

Over the Operating Range

| D [13] | | 70 | ns | |
|-------------------|-------------------------------|-----|-----|------|
| Parameter [13] | Description | Min | Max | Unit |
| Read Cycle | | • | • | |
| t _{RC} | Read cycle time | 70 | _ | ns |
| t _{AA} | Address to data valid | _ | 70 | ns |
| t _{OHA} | Data hold from address change | 5 | _ | ns |
| t _{ACE} | CE LOW to data valid | _ | 70 | ns |
| t _{DOE} | OE LOW to data valid | _ | 35 | ns |
| t _{LZOE} | OE LOW to low Z [14] | 5 | _ | ns |
| t _{HZOE} | OE HIGH to high Z [14, 15] | _ | 25 | ns |
| t _{LZCE} | CE LOW to low Z [14] | 5 | _ | ns |
| t _{HZCE} | CE HIGH to high Z [14, 15] | _ | 25 | ns |
| t _{PU} | CE LOW to power-up | 0 | _ | ns |
| t _{PD} | CE HIGH to power-down | _ | 70 | ns |
| Write Cycle [16 | | | | |
| t _{WC} | Write cycle time | 70 | _ | ns |
| t _{SCE} | CE LOW to write end | 60 | _ | ns |
| t _{AW} | Address setup to write end | 60 | _ | ns |
| t _{HA} | Address hold from write end | 0 | _ | ns |
| t _{SA} | Address setup to write start | 0 | _ | ns |
| t _{PWE} | WE pulse width | 50 | _ | ns |
| t_{SD} | Data setup to write end | 30 | _ | ns |
| t _{HD} | Data hold from write end | 0 | - | ns |
| t _{HZWE} | WE LOW to high Z [14, 15] | _ | 25 | ns |
| t _{LZWE} | WE HIGH to low Z [14] | 5 | _ | ns |

<sup>Notes
13. Test Conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less (1 V/ns), timing reference levels of V_{CC(typ)}/2, input pulse levels of 0 to V_{CC(typ)}, and output loading of the specified I_{OL}/I_{OH} as shown in the Figure 2 on page 5.
14. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZCE} is less than t_{LZOE}, and t_{HZWE} for any given device.
15. t_{HZOE}, t_{HZCE}, and t_{HZWE} transitions are measured when the output enter a high impedance state.
16. The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.</sup>



Switching Waveforms

Figure 4. Read Cycle No. 1 (Address Transition Controlled) [17, 18]




Figure 5. Read Cycle No. 2 (OE Controlled) [18, 19]





Figure 6. Write Cycle No. 1 (WE Controlled) [20, 21, 22]



- 17. The device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.
- 18. WE is HIGH for read cycle.
- 19. Address valid before or similar to $\overline{\text{CE}}$ transition LOW.
- 20. The internal write time of the memory is defined by the overlap of WE, $\overline{\text{CE}} = \text{V}_{\text{IL}}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 21. Data I/O is high impedance if $\overline{\text{OE}} = \text{V}_{\text{IH}}$.

 22. If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in high impedance state.
- 23. During this period, the I/Os are in output state. Do not apply input signals.



Switching Waveforms (continued)

Figure 7. Write Cycle No. 2 ($\overline{\text{CE}}$ Controlled) [24, 25, 26]





Figure 8. Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) [26]



^{24.} The internal write time of the memory is defined by the overlap of WE, $\overline{\text{CE}} = \text{V}_{\text{IL}}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.

^{25.} Data I/O is high impedance if $\overline{\text{OE}} = \text{V}_{\text{IH}}$.
26. If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in high impedance state.

^{27.} During this period, the I/Os are in output state. Do not apply input signals.



Truth Table

| CE | WE | OE | Inputs/Outputs | Mode | Power |
|----|-------------------|-------------------|----------------|----------------------------|----------------------------|
| Н | X ^[28] | X ^[28] | High Z | Deselect/power-down | Standby (I _{SB}) |
| L | Н | L | Data out | Read | Active (I _{CC}) |
| L | L | X ^[28] | Data in | Write | Active (I _{CC}) |
| L | Н | Н | High Z | Selected, outputs disabled | Active (I _{CC}) |




Ordering Information

| Speed (ns) | Ordering Code | Package Diagram | Package Type | Operating Range |
|---------------|----------------------|--------------------|--|--------------------|
| 70 | CY62256EV18LL-70SNXI | 51-85092 | 28-pin (300-Mil) Narrow SOIC (Pb-free) | Industrial |

Contact your local Cypress sales representative for availability of these parts.

Ordering Code Definitions







Package Diagrams


Figure 9. 28-pin SNC (300 Mils) SN28.3 (Narrow Body) Package Outline, 51-85092


SNC 28.300 WITH NARROW BODY



DIMENSIONS IN INCHES $\frac{\text{MIN.}}{\text{MAX.}}$ Package Weight - Refer to PMDD spec.









Acronyms

| Acronym | Description | | | |
|---------|---|--|--|--|
| CMOS | complementary metal oxide semiconductor | | | |
| CE | chip enable | | | |
| I/O | input/output | | | |
| OE | output enable | | | |
| SRAM | static random access memory | | | |
| SOIC | small outline integrated circuit | | | |
| WE | write enable | | | |

Document Conventions

Units of Measure

| Symbol | Unit of Measure | | |
|--------|-----------------|--|--|
| C | degree Celsius | | |
| MHz | megahertz | | |
| μΑ | microampere | | |
| μs | microsecond | | |
| mA | milliampere | | |
| ns | nanosecond | | |
| Ω | ohm | | |
| pF | picofarad | | |
| V | volt | | |
| W | watt | | |



Document History Page

| Document Title: CY62256EV18 MoBL [®] , 256-Kbit (32 K × 8) Static RAM Document Number: 001-69650 | | | | | | | |
|---|---------|--------------------|--------------------|---|--|--|--|
| Revision | ECN | Submission Date | Orig. of Change | Description of Change | | | |
| ** | 3334904 | 09/07/2011 | RAME | New data sheet | | | |
| *A | 3413173 | 10/18/2011 | RAME | Changed status from Preliminary to Final. | | | |
| *B | 3733339 | 09/04/2012 | JISH | Fixed typo errors. Sunset review. | | | |

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2011-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.