


Powerline Communication Solution

Features

- Powerline communication solution
 - ☐ Integrated powerline modem PHY
 - ☐ Frequency shift keying modulation
 - □ Configurable baud rates up to 2400 bps
 - □ Powerline optimized network protocol
 - □ Integrates data link, transport, and network layers
 - □ Supports bidirectional half duplex communication
 - □ 8-bit CRC error detection to minimize data loss
 - □ I²C enabled powerline application layer
 - □ Supports I²C frequencies of 50, 100, and 400 kHz
 - □ Reference designs for 110 V/240 V AC and 12 V/24 V AC/DC Powerlines
 - □ Reference designs comply with CENELEC EN 50065-1:2001 and FCC Part 15
- Powerful Harvard-architecture Processor
 - M8C processor speeds to 24 MHz
 - □ Two 8x8 multiply, 32-bit accumulate
- Programmable system resources (PSoC[®] Blocks)
- ☐ 12 Rail-to-Rail Analog PSoC Blocks provide:
 - Up to 14-bit ADCs
 - Up to 9-bit DACs
 - · Programmable gain amplifiers
 - · Programmable filters and comparators
- □ 16 Digital PSoC Blocks provide:
 - 8 to 32-bit Timers, Counters, and PWMs
 - CRC and PRS Modules
 - · Up to four full duplex UARTs
 - Multiple SPI™ masters or slaves
 - · Connectable to all GPIO Pins
- □ Complex peripherals by combining blocks

- Flexible on-chip memory
 - □ 32 KB flash program storage 50,000 erase or write cycles
 - □ 2 KB SRAM data storage
 - □ EEPROM emulation in flash
- Programmable pin configurations
 - □ 25 mA sink, 10 mA source on all GPIOs
 - Pull-up, Pull-down, high Z, strong, or open drain drive Modes on all GPIO
 - ☐ Up to 12 analog inputs on all GPIOs
- □ Configurable interrupt on all GPIOs
- Additional system resources
 - □ I²C slave, master, and multi-master to 400 kHz
 - □ Watchdog and sleep timers
 - □ User-configurable low-voltage detection
 - □ Integrated supervisory circuit
 - ☐ On-chip precision voltage reference
- Complete development tools
 - □ Free development software (PSoC Designer™)
 - □ Full-featured in-circuit emulator (ICE) and programmer
 - □ Full-speed emulation
 - □ Complex breakpoint structure
 - □ 128 KB trace memory
 - □ Complex events
 - □ C Compilers, assembler, and linker

Logic Block Diagram





1. Contents

PLC Functional Overview	
Robust Communication using Cypress's PLC Solution	า 3
Powerline Modem PHY	3
Network Protocol	. 4
PSoC Core	.8
Programmable System Resources	. 8
Additional System Resources	11
Getting Started	11
Application Notes	11
Development Kits	11
Training	
CYPros Consultants	11
Solutions Library	
Technical Support	
Development Tools	
PSoC Designer Software Subsystems	
In-Circuit Emulator (ICE)	
Designing with PSoC Designer	
Select Components	
Configure Components	
Organize and Connect	
Generate, Verify, and Debug	13
PLC User Modules	
Pin Information	
28-Pin Part Pinout	
48-Pin Part Pinout	
100-Pin Part Pinout (On-Chip Debug)	
Register Reference	
Register Conventions	
Register Mapping Tables	
Electrical Specifications	22

Absolute Maximum Ratings	22
Operating Temperature	
DC Electrical Characteristics	
AC Electrical Characteristics	32
Packaging Information	
Packaging Dimensions	
Thermal Impedances	
Capacitance on Crystal Pins	44
Solder Reflow Peak Temperature	44
Development Tool Selection	
Software	
Development Kits	45
Evaluation Kits	46
Device Programmers	46
Ordering Information	47
Ordering Code Definitions	47
Acronyms	
Acronyms Used	48
Reference Documents	
Document Conventions	49
Units of Measure	49
Numeric Conventions	49
Glossary	50
Document History Page	55
Sales, Solutions, and Legal Information	
Products	
DCoC Colutions	50



2. PLC Functional Overview

The CY8CPLC20 is an integrated powerline communication (PLC) chip with the powerline modem PHY and network protocol stack running on the same device. Apart from the PLC core, the CY8CPLC20 also offers Cypress's revolutionary PSoC technology that enables system designers to integrate multiple functions on the same chip.

2.1 Robust Communication using Cypress's PLC Solution


Powerlines are available everywhere in the world and are a widely available communication medium for PLC technology. The pervasiveness of powerlines also makes it difficult to predict the characteristics and operation of PLC products. Because of the variable quality of powerlines around the world, implementing robust communication has been an engineering challenge for years. The Cypress PLC solution enables secure and reliable communications. Cypress PLC features that enable robust communication over powerlines include:

- Integrated Powerline PHY modem with optimized filters and amplifiers to work with lossy high voltage and low voltage powerlines.
- Powerline optimized network protocol that supports bidirectional communication with acknowledgement-based signaling. In case of data packet loss due to bursty noise on the powerline, the transmitter has the capability to retransmit data.
- The powerline network protocol also supports an 8-bit CRC for error detection and data packet retransmission.
- A Carrier sense multiple access (CSMA) scheme is built into the network protocol that minimizes collisions between packet transmissions on the powerline and supports multiple masters and reliable communication on a bigger network.

2.2 Powerline Modem PHY


Figure 2-1. Physical Layer FSK Modem

Powerline Communication Solution



The physical layer of the Cypress PLC solution is implemented using an FSK modem that enables half duplex communication on any high voltage and low voltage powerline. This modem supports raw data rates up to 2400 bps. A block diagram is shown in Figure 2-2

Figure 2-2. Physical Layer FSK Modem Block Diagram



2.2.1 Transmitter Section

Digital data from the network layer is serialized by the digital transmitter and fed as input to the modulator. The modulator divides the local oscillator frequency by a definite factor depending on whether the input data is high level logic '1' or low level logic '0'. It then generates a square wave at 133.3 kHz (logic '0') or 131.8 kHz (logic '1'), which is fed to the Programmable Gain Amplifier to generate FSK modulated signals. This enables tunable amplification of the signal depending on the noise in the channel. The logic '1' frequency can also be configured as 130.4 kHz for wider FSK deviation.

2.2.2 Receiver Section

The incoming FSK signal from the powerline is input to a high frequency (HF) band pass filter that filters out-of-band frequency components and outputs a filtered signal within the desired spectrum of 125 kHz to 140 kHz for further demodulation. The mixer block multiplies the filtered FSK signals with a locally generated signal to produce heterodyned frequencies.



The intermediate frequency (IF) band pass filters further remove out-of-band noise as required for further demodulation. This signal is fed to the correlator, which produces a DC component (consisting of logic '1' and '0') and a higher frequency component.

The output of the correlator is fed to a low pass filter (LPF) that outputs only the demodulated digital data at 2400 baud and suppresses all other higher frequency components generated in the correlation process. The output of the LPF is digitized by the hysteresis comparator. This eliminates the effects of correlator delay and false logic triggers due to noise. The digital receiver deserializes this data and outputs to the network layer for interpretation.

2.2.3 Coupling Circuit Reference Design

The coupling circuit couples low voltage signals from the CY8CPLC20 to the powerline. The topology of this circuit is determined by the voltage on the powerline and design constraints mandated by powerline usage regulations.

Cypress provides reference designs for a range of powerline voltages including 110 V/240 V AC and 12 V/24 V AC/DC. The CY8CPLC20 is capable of data communication over other AC/DC Powerlines as well with the appropriate external coupling circuit. The 110 V AC and 240 V AC designs are compliant to the following powerline usage regulations:


- FCC Part 15 for North America
- EN 50065-1:2001 for Europe

2.3 Network Protocol

Cypress's powerline optimized network protocol performs the functions of the data link and network layers in an ISO/OSI-equivalent model.

Figure 2-3. Powerline Network Protocol

Powerline Communication Solution



The network protocol implemented on the CY8CPLC20 supports the following features:

- Bidirectional half-duplex communication
- Master-slave or peer-to-peer network topologies
- Multiple masters on powerline network
- 8-bit logical addressing supports up to 256 powerline nodes
- 16-bit extended logical addressing supports up to 65536 powerline nodes
- 64-bit physical addressing supports up to 2⁶⁴ powerline nodes
- Individual, broadcast or group mode addressing
- Carrier Sense Multiple Access (CSMA)
- Full control over transmission parameters
 - □ Acknowledged
 - □ Unacknowledged
 - □ Repeated Transmit

2.3.1 CSMA and Timing Parameters

- CSMA The protocol provides the random selection of a period between 85 and 115 ms (out of seven possible values in this range) in which the band-in-use (BIU) detector must indicate that the line is not in use, before attempting a transmission.
- BIU A Band-In-Use detector, as defined under CENELEC EN 50065-1, is active whenever a signal that exceeds 86 dBmVrms anywhere in the range 131.5 kHz to 133.5 kHz is present for at least 4 ms. This threshold can be configured for different end-system applications not requiring CENELEC compliance. The modem tries to retransmit after every 85 to 115 ms when the band is in use. The transmitter times out after 1.1 seconds to 3 seconds (depending on the noise on the Powerline) and generates an interrupt to indicate that the transmitter was unable to acquire the powerline.

2.3.2 Powerline Transceiver Packet

The powerline network protocol defines a powerline transceiver (PLT) packet structure, which is used for data transfer between nodes across the powerline. Packet formation and data transmission across the powerline network are implemented internally in CY8CPLC20.

A PLT packet is divided into a variable length header (minimum 6 bytes to maximum 20 bytes, depending on address type), a variable length payload (minimum 0 bytes to maximum 31 bytes), and a packet CRC byte.

This packet (preceded by a one byte preamble "0xAB") is then transmitted by the powerline modem PHY and the external coupling circuit across the powerline.

The format of the PLT packet is shown in Table 2-1 on page 5.



Table 2-1. Powerline Transceiver (PLT) Packet Structure

Byte Offset		Bit Offset											
	7	6	5	4	3	2	1	0					
0x00	SA Type	DA	Туре	Service Type	RSVD	RSVD	Response	RSVD					
0x01	(8-Bi	t Logi	ical, 1		ation Adended L		r 64-Bit Phy	rsical)					
0x02	(8-Bi	t Logi	ical, 1		rce Add ended L		r 64-Bit Phy	rsical)					
0x03				С	omman	d							
0x04	F	RSVD			Pa	yload L	ength						
0x05		Sec	Num		Powe	rline Pa	cket Heade	r CRC					
0x06													
				Payload	(0 to 3	1 Bytes)							
			Powe	erline Tra	nsceive	r Packe	t CRC						

2.3.3 Packet Header

The packet header contains the first 6 bytes of the packet when 1-byte logical addressing is used. When 8-byte physical addressing is used, the source and destination addresses each contain 8 bytes. In this case, the header can consist of a maximum of 20 bytes. Unused fields marked RSVD are for future expansion and are transmitted as bit 0. Table 2-2 describes the PLT packet header fields in detail.

Table 2-2. Powerline Transceiver (PLT) Packet Header

Field Name	No. of Bits	Tag	Description
SA Type	1	Source Address Type	0 – Logical Addressing 1 – Physical Addressing
Ā		Destination Address Type	00 – Logical Addressing 01 – Group Addressing 10 – Physical Addressing 11 – Invalid
Service Type	1		0 – Unacknowledged Messaging 1 – Acknowledged Messaging
Response	1	Response	O - Not an acknowledgement or response packet 1 - Acknowledgement or response packet
Seq Num	4	Sequence Number	4-bit unique identifier for each packet between source and destination.
Header CRC	4		4-bit CRC value. This enables the receiver to suspend receiving the rest of the packet if its header is corrupted

2.3.4 Payload

The packet payload has a length of 0 to 31 bytes. Payload content is user defined and can be read or written through I²C.

2.3.5 Packet CRC

The last byte of the packet is an 8-bit CRC value used to check packet data integrity. This CRC calculation includes the header and payload portions of the packet and is in addition to the powerline packet header CRC.

2.3.6 Sequence Numbering

The sequence number is increased for every new unique packet transmitted. If in acknowledged mode and an acknowledgment is not received for a given packet, that packet is re-transmitted (if TX_Retry > 0) with the same sequence number. If in unacknowledged mode, the packet is transmitted (TX_Retry + 1) times with the same sequence number.

If the receiver receives consecutive packets from the same source address with the same sequence number and packet CRC, it does not notify the host of the reception of the duplicate packet. If in acknowledged mode, it still sends an acknowledgment so that the transmitter knows that the packet was received.

2.3.7 Addressing

The CY8CPLC20 has three modes of addressing:

- Logical addressing: Every CY8CPLC20 node can have either a 8-bit logical address or a 16-bit logical address. The logical address of the PLC Node is set by the local application or by a remote node on the Powerline.
- Physical addressing: Every CY8CPLC20 has a unique 64-bit physical address.
- Group addressing: This is explained in the next section.

2.3.8 Group Membership

Group membership enables the user to multicast messages to select groups. The CY8CPLC20 supports two types of group addressing:

- Single Group Membership The network protocol supports up to 256 different groups on the network in this mode. In this mode, each PLC node can only be part of a single group. For example, multiple PLC nodes can be part of Group 131.
- Multiple Group Membership The network protocol supports eight different groups in this mode and each PLC node can be a part of multiple groups. For example, a single PLC node can be a part of Group 3, Group 4, and Group 7 at the same time.

Both these membership modes can also be used together for group membership. For example, a single PLC node can be a part of Group 131 and also multiple groups such as Group 3, Group 4, and Group 7.

The group membership ID for broadcasting messages to all nodes in the network is 0x00.

The service type is always set to Unacknowledgment Mode in Group Addressing Mode. This is to avoid acknowledgment flooding on the powerline during multicast.

2.3.9 Remote Commands

In addition to sending normal data over the Powerline, the CY8CPLC10 can also send (and request) control information to (and from) another node on the network. The type of remote command to transmit is set by the TX_CommandID register and when received, is stored in the RX_CommandID register.

When a control command (Command ID = 0x01-0x08 and 0x0C-0x0F) is received, the protocol automatically processes the packet (if Lock_Configuration is '0'), responds to the initiator, and notifies the host of the successful transmission and reception.



When the send data command (ID 0x09) or request for data command (ID 0x0A) is received, the protocol replies with an acknowledgment packet (if TX_Service_Type = '1'), and notify the host of the new received data. If the initiator doesn't receive the acknowledgment packet within 500ms, it notifies the host of the no acknowledgment received condition.

When a response command (ID 0x0B) is received by the initiator within 1.5s of sending the request for data command, the protocol notifies the host of the successful transmission and reception. If the response command is not received by the initiator within 1.5s, it notifies the host of the no response received condition.

The host is notified by updating the appropriate values in the INT_Status register (including Status_Value_Change).

The command IDs 0x30-0xff can be used for custom commands that would be processed by the external host (e.g. set an LED color, get a temperature/voltage reading).

The available remote commands are described in Table 2-3 with the respective Command IDs.

Table 2-3. Remote Commands

Cmd ID	Command Name	Description	Payload (TX Data)	Response (RX Data)
0x01	SetRemote_TXEnable	Sets the TX Enable bit in the PLC Mode Register. Rest of the PLC Mode register is unaffected	0 - Disable Remote TX 1 - Enable Remote TX	If Remote Lock Config = 0, Response = 00 (Success) If Remote Lock Config = 1, Response = 01 (Denied)
0x03	SetRemote_ExtendedAddr	Set the Addressing to Extended Addressing Mode	0 - Disable Extended Addressing 1 - Enable Extended Addressing	If Remote Lock Config = 0, Response = 00 (Success) If Remote Lock Config = 1, Response = 01 (Denied)
0x04	SetRemote_LogicalAddr	Assigns the specified logical address to the remote PLC node	If Ext Address = 0, Payload = 8-bit Logical Address If Ext Address = 1, Payload = 16-bit Logical Address	If Remote Lock Config = 0, Response = 00 (Success) If Remote Lock Config = 1, Response = 01 (Denied)
0x05	GetRemote_LogicalAddr	Get the Logical Address of the remote PLC node	None	If Remote TX Enable = 0, Response = None If Remote TX Enable = 1, {If Ext Address = 0, Response = 8-bit Logical Address If Ext Address = 1, Response = 16-bit Logical Address}
0x06	GetRemote_PhysicalAddr	Get the Physical Address of the remote PLC node	None	If Remote TX Enable = 0, Response = None If Remote TX Enable = 1, Response = 64-bit Physical Address
0x07	GetRemote_State	Request PLC_Mode Register content from a Remote PLC node	None	If Remote TX Enable = 0, Response = None If Remote TX Enable = 1, Response = Remote PLC Mode register
0x08	GetRemote_Version	Get the Version Number of the Remote Node	None	If TX Enable = 0, Response = None If TX Enable = 1, Response = Remote Version register
0x09	SendRemote_Data	Transmit data to a Remote Node.	Payload = Local TX Data	If Local Service Type = 0, Response = None If Local Service Type = 1, Response = Ack



Table 2-3. Remote Commands (continued)

Cmd ID	Command Name	Description	Payload (TX Data)	Response (RX Data)
0x0A	RequestRemote_Data	Request data from a Remote Node	Payload = Local TX Data	If Local Service Type = 1, Response = Ack Then, the remote node host must send a ResponseRemote_Data command. The response must be completely transmitted within 1.5s of receiving the request. Otherwise, the requesting node will time out.
0x0B	ResponseRemote_Data	Transmit response data to a Remote Node.	Payload = Local TX Data	None
0x0C	SetRemote_BIU	Enables/Disables BIU functionality at the remote node	0 - Enable Remote BIU 1 - Disable Remote BIU	If Remote Lock Config = 0, Response = 00 (Success) If Remote Lock Config = 1, Response = 01 (Denied)
0x0D	SetRemote_ThresholdValue	Sets the Threshold Value at the Remote node	3-bit Remote Threshold Value	If Remote Lock Config = 0, Response = 00 (Success) If Remote Lock Config = 1, Response = 01 (Denied)
0x0E	SetRemote_GroupMembership	Sets the Group Membership of the Remote node	Byte0 - Remote SIngle Group Membership Address Byte1-Remote Multiple Group Membership Address	If Remote Lock Config = 0, Response = 00 (Success) If Remote Lock Config = 1, Response = 01 (Denied)
0x0F	GetRemote_GroupMembership	Gets the Group Membership of the Remote node	None	If Remote TX Enable = 0, Response = None If Remote TX Enable = 1, Response = Byte0 - Remote SIngle Group Membership Address Byte1- Remote Multiple Group Membership Address
0x10 - 0x2F	Reserved			
0x30 - 0xFF	User Defined Command Set			




3. PSoC Core

The CY8CPLC20 is based on the Cypress PSoC® 1 architecture. The PSoC platform consists of many *Programmable System-on-chip Controller* devices. These devices are designed to replace multiple traditional MCU-based system components with one, low-cost single-chip programmable device. PSoC devices include configurable blocks of analog and digital logic, and programmable interconnects. This architecture enables the user to create customized peripheral configurations that match the requirements of each individual application. Additionally, a fast CPU, flash program memory, SRAM data memory, and configurable I/Os are included in a range of convenient pinouts and packages.

The PSoC architecture, as shown in Figure 3-1, consists of four main areas: PSoC Core, digital system, analog system, and system resources. Configurable global busing enables all the device resources to be combined into a complete custom system. The CY8CPLC20 family can have up to five I/O ports that connect to the global digital and analog interconnects, providing access to 16 digital blocks and 12 analog blocks.

The PSoC core is a powerful engine that supports a rich feature set. The core includes a CPU, memory, clocks, and configurable GPIO (General Purpose I/O).

Figure 3-1. PSoC Core



The M8C CPU core is a powerful processor with speeds up to 24 MHz, providing a 4 MIPS 8-bit Harvard architecture microprocessor. The CPU uses an interrupt controller with 25 vectors, to simplify programming of realtime embedded events. Program execution is timed and protected using the included Sleep and Watchdog timers (WDT).


Memory encompasses 32 KB of Flash for program storage, 2 KB of SRAM for data storage, and up to 2 KB of EEPROM emulated using Flash. Program Flash uses four protection levels on blocks of 64 bytes, enabling customized software IP protection.

The PSoC device incorporates flexible internal clock generators, including a 24 MHz internal main oscillator (IMO) accurate to 2.5 percent over temperature and voltage. The 24 MHz IMO can also be doubled to 48 MHz for the digital system use. A low power 32 kHz internal low speed oscillator (ILO) is provided for the sleep timer and WDT. If crystal accuracy is desired, the ECO (32.768 kHz external crystal oscillator) is available for use as a real time clock (RTC) and can optionally generate a crystal-accurate 24 MHz system clock using a PLL. When operating the powerline transceiver (PLT) user module, the ECO must be selected to ensure accurate protocol timing. The clocks, together with programmable clock dividers (as a System Resource), provide the flexibility to integrate almost any timing requirement into the PSoC device.

PSoC GPIOs provide connection to the CPU, digital, and analog resources of the device. Each pin's drive mode may be selected from eight options, enabling great flexibility in external interfacing. Every pin also has the capability to generate a system interrupt on high level, low level, and change from last read.

3.1 Programmable System Resources

Figure 3-2. Programmable System Resources



Powerline Transceiver Packet




3.1.1 The Digital System

The digital system contains 16 digital PSoC blocks. Each block is an 8-bit resource that can be used alone, or combined with other blocks to form 8-, 16-, 24-, and 32-bit peripherals called user modules. Digital peripheral configurations include:

- PWMs (8- to 32-bit)
- PWMs with dead band (8- to 32-bit)
- Counters (8- to 32-bit)
- Timers (8- to 32-bit)
- UART 8 bit with selectable parity (up to four)
- SPI master and slave (up to four each)
- I²C slave and multi-master (one available as a System Resource)
- Cyclical Redundancy Checker and Generator (8- to 32-bit)
- IrDA (up to four)
- Pseudo Random Sequence Generators (8- to 32-bit)

The digital blocks can be connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also enable signal multiplexing and perform logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Figure 3-3. Digital System Block Diagram





3.1.2 The Analog System


The analog system contains 12 configurable blocks, each containing an opamp circuit, enabling the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the more common PSoC analog functions (most available as user modules) are:

- Analog-to-digital converters (up to four, with 6- to 14-bit resolution, selectable as Incremental, Delta Sigma, and SAR)
- Filters (2, 4, 6, or 8 pole band pass, low pass, and notch)
- Amplifiers (up to four, with selectable gain to 48x)
- Instrumentation amplifiers (up to two, with selectable gain to 93x)
- Comparators (up to four, with 16 selectable thresholds)
- DACs (up to four, with 6- to 9-bit resolution)
- Multiplying DACs (up to four, with 6- to 9-bit resolution)
- High current output drivers (4 with 40 mA drive as a Core Resource)
- 1.3 V reference (as a System Resource)
- DTMF Dialer
- Modulators
- Correlators
- Peak detectors

■ Many other topologies possible

Analog blocks are provided in columns of three, which includes one continuous time (CT) and two switched capacitor (SC) blocks, as shown in the Figure 3-4.

Figure 3-4. Analog System Block Diagram






3.2 Additional System Resources

Figure 3-5. CY8CPLC20: Additional System Resources

Powerline Communication Solution



Powerline Transceiver Packet

System resources, some of which have been previously listed, provide additional capability useful to complete systems. Resources include a multiplier, decimator, low-voltage detection, and power on reset. The following statements describe the merits of each system resource.

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks are generated using digital PSoC blocks as clock dividers.
- Multiply accumulate (MAC) provides a fast 8-bit multiplier with 32-bit accumulate, to assist in general math and digital filters.
- The decimator provides a custom hardware filter for digital signal processing applications including the creation of Delta Sigma ADCs.
- The I²C module provides 100 and 400 kHz communication over two wires. Slave, master, and multi-master modes are supported.
- Low-voltage detection (LVD) interrupts signal the application of falling voltage levels, while the advanced Power On Reset (POR) circuit eliminates the need for a system supervisor.
- An internal 1.3V reference provides an absolute reference for the analog system, including ADCs and DACs.

4. Getting Started

The quickest way to understand Cypress's Powerline Communication offering is to read this data sheet and then use the PSoC Designer integrated development environment (IDE). The latest version of PSoC Designer can be downloaded from http://www.cypress.com. This data sheet is an overview of the CY8CPLC20 integrated circuit and presents specific pin, register, and electrical specifications.

For in depth information, along with detailed programming details, see the PLC Technical Reference Manual.

For up-to-date ordering, packaging, and electrical specification information, see the latest PLC device data sheets on the web at http://www.cypress.com.

Application Notes

Cypress application notes are an excellent introduction to the wide variety of possible PSoC designs.

Development Kits

PSoC Development Kits are available online from and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

Training

Free PSoC technical training (on demand, webinars, and workshops), which is available online via www.cypress.com, covers a wide variety of topics and skill levels to assist you in your designs.

CYPros Consultants

Certified PSoC consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC consultant go to the CYPros Consultants web site.

Solutions Library

Visit our growing library of solution-focused designs. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

Technical Support

Technical support – including a searchable Knowledge Base articles and technical forums – is also available online. If you cannot find an answer to your question, call our Technical Support hotline at 1-800-541-4736.



5. Development Tools

PSoC Designer™ is the revolutionary integrated design environment (IDE) that you can use to customize PSoC to meet your specific application requirements. PSoC Designer software accelerates system design and time to market. Develop your applications using a library of precharacterized analog and digital peripherals (called user modules) in a drag-and-drop design environment. Then, customize your design by leveraging the dynamically generated application programming interface (API) libraries of code. Finally, debug and test your designs with the integrated debug environment, including in-circuit emulation and standard software debug features. PSoC Designer includes:

- Application editor graphical user interface (GUI) for device and user module configuration and dynamic reconfiguration
- Extensive user module catalog
- Integrated source-code editor (C and assembly)
- Free C compiler with no size restrictions or time limits
- Built-in debugger
- In-circuit emulation
- Built-in support for communication interfaces:
 - ☐ Hardware and software I²C slaves and masters
 - □ Full-speed USB 2.0
 - □ Up to four full-duplex universal asynchronous receiver/transmitters (UARTs), SPI master and slave, and wireless

PSoC Designer supports the entire library of PSoC 1 devices and runs on Windows XP, Windows Vista, and Windows 7.

PSoC Designer Software Subsystems

Design Entry

In the chip-level view, choose a base device to work with. Then select different onboard analog and digital components that use the PSoC blocks, which are called user modules. Examples of user modules are analog-to-digital converters (ADCs), digital-to-analog converters (DACs), amplifiers, and filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration makes it possible to change configurations at run time. In essence, this lets you to use more than 100 percent of PSoC's resources for an application.

Code Generation Tools

The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. You can develop your design in C, assembly, or a combination of the two.

Assemblers. The assemblers allow you to merge assembly code seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

C Language Compilers. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also lets you to create a trace buffer of registers and memory locations of interest.

Online Help System

The online help system displays online, context-sensitive help. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer.

In-Circuit Emulator

A low-cost, high-functionality in-circuit emulator (ICE) is available for development support. This hardware can program single devices.

The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full-speed (24 MHz) operation.



6. Designing with PSoC Designer

The development process for the PSoC device differs from that of a traditional fixed-function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and lowering inventory costs. These configurable resources, called PSoC blocks, have the ability to implement a wide variety of user-selectable functions. The PSoC development process is:

- 1. Select user modules.
- 2. Configure user modules.
- 3. Organize and connect.
- 4. Generate, verify, and debug.

Select User Modules

PSoC Designer provides a library of prebuilt, pretested hardware peripheral components called "user modules." User modules make selecting and implementing peripheral devices, both analog and digital, simple.

Configure User Modules

Each user module that you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their precise configuration to your particular application. For example, a PWM User Module configures one or more digital PSoC blocks, one for each eight bits of resolution. Using these parameters, you can establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All of the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These user module datasheets explain the internal operation of the user module and provide performance specifications. Each datasheet describes the use of each user

module parameter, and other information that you may need to successfully implement your design.

Organize and Connect

Build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. Perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides APIs with high-level functions to control and respond to hardware events at run time, and interrupt service routines that you can adapt as needed.

A complete code development environment lets you to develop and customize your applications in C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's Debugger (accessed by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full-speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint, and watch-variable features, the debug interface provides a large trace buffer. It lets you to define complex breakpoint events that include monitoring address and data bus values, memory locations, and external signals.




6.1 PLC User Modules

Powerline transceiver (PLT) user module (UM) enables data communication over powerlines up to baud rates of 2400 bps. This UM also exposes all the APIs from the network protocol for ease of application development. The UM, when instantiated, provides the user with three implementation modes:

- FSK Modem Only This mode enables the user to use the raw FSK modem and build any network protocol or application with the help of the APIs generated by the modem PHY.
- FSK Modem + Network Stack This mode enables the user to use the Cypress network protocol for PLC and build any application with the APIs provided by the network protocol.
- FSK Modem + Network Stack + I2C This mode enables the user to interface the CY8CPLC20 with any other microcontroller or PSoC device. Users can also split the application between the PLC device and the external microcontroller. If the external microcontroller is a PSoC device, then the I2C UMs can be used to interface it with the PLC device

Figure 6-1 on page 14 shows the starting window for the PLT UM with the three implementation modes from which the user can choose

Figure 6-1. PLT User Module



The power consumption estimate of the CY8CPLC20 chip with the PLT User Module loaded along with the other User Modules can be determined using the application note AN54416 titled "Using CY8CPLC20 in Powerline Communication (PLC) Applications" at http://www.cypress.com.



7. Pin Information


The CY8CPLC20 PLC device is available in a variety of packages which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of Digital I/O. However, Vss, V_{DD} and XRES are not capable of Digital I/O.

7.1 28-Pin Part Pinout

Table 7-1. 28-Pin Part Pinout (SSOP)

D'	Τ\	ре		,
Pin No.	Digital	Analog	Pin Name	Description
1	I/O		P0[7]	Analog column mux input
2	Res	erved	RSVD	Reserved
3		0	FSK_OUT	Analog FSK Output
4	I/O		P0[1]	Analog column mux input
5	0		TX_SHUTD OWN	Output to disable PLC transmit circuitry in receive mode Logic '0' - When the Modem is transmitting Logic '1' - When the Modem is not transmitting
6	I/O		P2[5]	
7	I/O	1	P2[3]	Direct switched capacitor block Input
8	I/O	I	P2[1]	Direct switched capacitor block Input
9	Res	erved	RSVD	Reserved
10	I/O		P1[7]	I ² C Serial clock (SCL)
11	I/O		P1[5]	I ² C Serial data (SDA)
12	I/O		P1[3]	XTAL_STABILITY. Connect a 0.1 μF capacitor between the pin and Vss.
13	I/O		P1[1]	Crystal (XTALin ^[2]), ISSP-SCLK ^[1] , I ² C SCL
14	Po	wer	Vss	Ground Connection
15	I/O		P1[0]	Crystal (XTALout ^[2]), ISSP-SDATA ^[1] , I ² C SDA
16	I/O		P1[2]	
17	I/O		P1[4]	Optional External Clock Input (EXTCLK ^[2])
18	I/O		P1[6]	
19	In	put	XRES	Active high external reset with internal pull-down
20		0	RXCOMP_ OUT	Analog Output To External Low Pass Filter Circuitry
21		I	RXCOMP_ IN	Analog Input From The External Low Pass Filter Circuitry
22	Analog	Ground	AGND	Analog Ground. Connect a 1.0 µF capacitor between the pin and Vss.
23	I/O		P2[6]	External Voltage Reference (VREF)
24	Res	erved	RSVD	Reserved
25	I/O	I/O	P0[2]	Analog column mux input and column output
26	I/O	I/O	P0[4]	Analog column mux input and column output
27		ı	FSK_IN	Analog FSK Input
28	Po	wer	V_{DD}	Supply Voltage

Figure 7-1. CY8CPLC20 28-Pin PLC Device



LEGEND: A = Analog, I = Input, O = Output., RSVD = Reserved (Should be left unconnected)

Notes

^{1.} These are the ISSP pins, which are not High Z at POR (Power On Reset). See the PSoC Technical Reference Manual for details.

^{2.} When using the PLT user module, the external crystal is always required for protocol timing. For the FSK modem, either enable the PLL Mode or select the external 24 MHz on P1[4]. Do not use the IMO.




7.2 48-Pin Part Pinout

Table 7-1. 48-Pin Part Pinout (QFN)[3]

Pin Type Pin Name Provide Prov								
Pin No.	Digital	pe Analog	Pin Name	Description				
1	I/O		P2[3]	Direct switched capacitor block input				
2	I/O	I	P2[1]	Direct switched capacitor block input				
3	I/O		P4[7]					
4	I/O		P4[5]					
5	I/O		P4[3]					
6	I/O		P4[1]					
7	Rese	erved	RSVD	Reserved				
8	I/O		P3[7]					
9	I/O		P3[5]					
10	I/O		P3[3]					
11	I/O		P3[1]					
12	I/O		P5[3]					
13	I/O		P5[1]					
14	I/O		P1[7]	I ² C Serial clock (SCL)				
15	I/O		P1[5]	I ² C Serial data (SDA)				
16	I/O		P1[3]	XTAL STABILITY. Connect a 0.1 μF				
	., -		[-]	capacitor between the pin and Vss.				
17	I/O		P1[1]	Crystal (XTALin ^[2]), I ² C Serial Clock (SCL), ISSP-SCLK ^[1]				
18		wer	Vss	Ground Connection				
19	I/O		P1[0]	Crystal (XTALout ^[2]), I ² C Serial Data (SDA), ISSP-SDATA ^[1]				
20	I/O		P1[2]					
21	I/O		P1[4]	Optional External clock input (EXTCLK[2])				
22	I/O		P1[6]					
23	I/O		P5[0]					
24	I/O		P5[2]					
25	I/O		P3[0]					
26	I/O		P3[2]					
27	I/O		P3[4]					
28	I/O		P3[6]					
29	In	put	XRES	Active high external reset with internal pull-down				
30	I/O		P4[0]					
31	I/O		P4[2]					
32	I/O		P4[4]					
33	I/O		P4[6]					
34		0	RXCOMP_ OUT	Analog output to external Low Pass Filter Circuitry				
35		I	RXCOMP_ IN	Analog input from external Low Pass Filter Circuitry				
36	Analog	Ground	AGND	Analog ground. Connect a 1.0 µF capacitor between the pin and Vss.				
37	I/O		P2[6]	External Voltage Reference (VREF)				
38	Rese	erved	RSVD	Reserved				
39	I/O	I/O	P0[2]	Analog column mux input and column output				
40	I/O	I/O	P0[4]	Analog column mux input and column output				
41		ı	FSK_IN	Analog FSK Input				
42	Po	wer	V_{DD}	Supply Voltage				
43	I/O		P0[7]	Analog Column Mux Input				
44	Rese	erved	RSVD	Reserved				
45		0	FSK_OUT]	Analog FSK Output				
46	I/O	ı	P0[1]	Analog Column Mux Input				
47	0		TX_SHUT DOWN	Output to disable transmit circuitry in receive mode Logic '0' - When the Modem is transmitting Logic '1' - When the Modem is not transmitting				
48	I/O		P2[5]					

Figure 7-2. CY8CPLC20 48-Pin PLC Device



LEGEND: A = Analog, I = Input, O = Output, RSVD = Reserved (should be left unconnected).

Note

^{3.} The QFN package has a center pad that must be connected to ground (Vss).



7.3 100-Pin Part Pinout (On-Chip Debug)

The 100-pin TQFP part is for the CY8CPLC20-OCD On-Chip Debug PLC device. Note that the OCD parts are only used for in-circuit debugging. OCD parts are NOT available for production.

Table 7-1. 100-Pin OCD Part Pinout (TQFP)

Pin No.	Digital	Analog	Name	Description	Pin No.	Digital	Analog	Name	Description
1			NC	No connection	51			NC	No connection
2			NC	No connection	52	I/O		P5[0]	
3	I/O	ı	P0[1]	Analog column mux input	53	I/O		P5[2]	
4	0		TX_SHUT DOWN	Output to disable transmit circuitry in receive mode Logic '0' - When the Modem is transmitting Logic '1' - When the Modem is not transmitting	54	I/O		P5[4]	
5	I/O		P2[5]		55	I/O		P5[6]	
6	I/O	ı	P2[3]	Direct switched capacitor block input	56	I/O		P3[0]	
7	I/O	ı	P2[1]	Direct switched capacitor block input	57	I/O		P3[2]	
8	I/O		P4[7]		58	I/O		P3[4]	
9	I/O		P4[5]		59	I/O		P3[6]	
10	I/O		P4[3]		60			HCLK	OCD high speed clock output
11	I/O		P4[1]		61			CCLK	OCD CPU clock output
12			OCDE	OCD even data I/O	62		put	XRES	Active high pin reset with internal pull-down
13	_		OCDO	OCD odd data output	63	I/O		P4[0]	
14	Rese		RSVD	Reserved	64	1/0		P4[2]	
15	Pov	ver	Vss	Ground connection	65		wer	Vss	Ground connection
16	1/0		P3[7]		66	I/O		P4[4]	
17	I/O		P3[5]		67	I/O		P4[6]	
18	1/0		P3[3]		68 69		0	RXCOMP _OUT RXCOMP	Analog output to external low pass filter circuitry
			P3[1]				·	_IN	Analog Input from external low pass filter circuitry
20	1/0		P5[7]		70			AGND	Analog ground. connect a 1.0 µF capacitor between the pin and Vss.
21	1/0		P5[5]		71	1/0	1	NC	no connection
22	1/0		P5[3]		72	I/O		P2[6]	external voltage reference (vref) input
23	1/0		P5[1]	1200 : 1 1 1 (001)	73			NC RSVD	No connection
24 25	I/O		P1[7]	I ² C Serial clock (SCL) No connection	74 75	Res	erved	NC	Reserved
26			NC NC		76			NC	No connection
27			NC NC	No connection	76	I/O	I/O		No connection
28	I/O			No connection	78	1/0	1/0	P0[2] NC	Analog column mux input and column output
29	1/0		P1[5] P1[3]	I ² C serial data (SDA) XTAL_STABILITY. Connect a 0.1 μF capacitor between the pin and Vss.	79	I/O	I/O	P0[4]	No Connection Analog column mux input and column output, VREF
30	I/O		P1[1]*	Crystal (XTALin[2]), I2C Serial Clock (SCL), TC SCLK	80			NC	No Connection
31			NC	No connection	81		П	FSK IN	Analog FSK Input
32	Pov	ver	V_{DD}	Supply voltage	82	Po	wer	Vdd	Supply voltage
33			NC	No connection	83	Po	wer	Vdd	Supply voltage
34	Pov	ver	Vss	Ground connection	84	Po	wer	Vss	Ground connection
35			NC	No connection	85	Po	wer	Vss	Ground connection
36	I/O		P7[7]		86	I/O		P6[0]	
37	I/O		P7[6]		87	I/O		P6[1]	
38	I/O		P7[5]		88	I/O		P6[2]	
39	I/O		P7[4]		89	I/O		P6[3]	
40	I/O		P7[3]		90	I/O		P6[4]	
41	I/O		P7[2]		91	I/O		P6[5]	
42	I/O		P7[1]		92	I/O		P6[6]	
43	I/O		P7[0]		93	I/O		P6[7]	
44	I/O		P1[0]*	Crystal (XTALout ^[2]), I ² C Serial Data (SDA), TC SDATA	94			NC	No connection
45	I/O		P1[2]		95	I/O		P0[7]	Analog column mux input
46	I/O		P1[4]	Optional External Clock Input (EXTCLK ^[2])	96			NC	No Connection
47	I/O		P1[6]		97	Res	erved	RSVD	Reserved
48			NC	No connection	98			NC	No connection
49			NC	No connection	99		0	FSK_OUT	Analog FSK Output
50			NC	No connection	100			NC	No Connection

 $\textbf{LEGEND} \quad A = \text{Analog, I} = \text{Input, O} = \text{Output, NC} = \text{No Connection, TC/TM: Test, RSVD} = \text{Reserved (should be left unconnected)}.$

Document Number: 001-48325 Rev. *K Page 17 of 56

NC

69

68 67

62 61

60 **=** 59 **=**

58

56 **=** 55 **=**

AGND

P4[2]

P4[0] XRES

CCLK

HCLK P3[6]

P3[4] P3[2]

P3[0] P5[6]

P5[4] P5[2] P5[0] NC

RXCOMP_IN

RXCOMP_OUT P4[6] P4[4] Vss 65 64 63



AI, P2[3] = 6
AI, P2[1] = 7
P4[7] = 8
P4[5] = 9
P4[3] = 10
P4[1] = 11
OCDE = 12
OCDO = 13
RSVD = 14

RSVD | 14 Vss | 15 P3[7] | 16 P3[5] | 17 P3[3] | 18 P3[1] | 19 P5[7] | 20 P5[5] | 21 P5[3] | 22 P5[1] | 23 I2 C SCL, P1[7] | 24 NC | 25c

NC P0[2]. A, IO NC Vdd FSK_IN NC P0[4], AIO NC = NC NC = RSVD AI, P0[1] NC TX_ SHUTDOWN P2[5] = AI, P2[3] = 72 **=** 71 **=** 70 **=** P2[6], External VREF

OCD TQFP

22 23 24 250 \(\) \\(\) \

Figure 7-3. CY8CPLC20-OCD

Not for Production

NC | 12C SDA, P1[5] | 12C SDA, P1[5] | 12C SDA, P1[5] | 12C SDA, P1[5] | 12C SDA, P1[6] | 1



8. Register Reference

This section lists the registers of the CY8CPLC20 PLC device. For detailed register information, reference the *PLC Technical Reference Manual*.

8.1 Register Conventions

8.1.1 Abbreviations Used

The register conventions specific to this section are listed in the following table.

Convention	Description
R	Read register or bit(s)
W	Write register or bit(s)
L	Logical register or bit(s)
С	Clearable register or bit(s)
#	Access is bit specific

8.2 Register Mapping Tables

The CY8CPLC20 device has a total register address space of 512 bytes. The register space is referred to as I/O space and is divided into two banks, Bank 0 and Bank 1. The XOI bit in the Flag register (CPU_F) determines which bank the user is currently in. When the XOI bit is set the user is in Bank 1.

Note In the following register mapping tables, blank fields are reserved and should not be accessed.



Table 8-1. Register Map Bank 0 Table: User Space

	egister Map E										
Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access
PRT0DR	00	RW	DBB20DR0	40	#	ASC10CR0	80	RW	RDI2RI	C0	RW
PRT0IE	01	RW	DBB20DR1	41	W	ASC10CR1	81	RW	RDI2SYN	C1	RW
PRT0GS	02	RW	DBB20DR2	42	RW	ASC10CR2	82	RW	RDI2IS	C2	RW
PRT0DM2	03	RW	DBB20CR0	43	#	ASC10CR3	83	RW	RDI2LT0	C3	RW
PRT1DR	04	RW	DBB21DR0	44	#	ASD11CR0	84	RW	RDI2LT1	C4	RW
PRT1IE	05	RW	DBB21DR1	45	W	ASD11CR1	85	RW	RDI2RO0	C5	RW
PRT1GS	06	RW	DBB21DR2	46	RW	ASD11CR2	86	RW	RDI2RO1	C6	RW
PRT1DM2	07	RW	DBB21CR0	47	#	ASD11CR3	87	RW		C7	
PRT2DR	08	RW	DCB22DR0	48	#	ASC12CR0	88	RW	RDI3RI	C8	RW
PRT2IE	09	RW	DCB22DR1	49	W	ASC12CR1	89	RW	RDI3SYN	C9	RW
PRT2GS	0A	RW	DCB22DR2	4A	RW	ASC12CR2	8A	RW	RDI3IS	CA	RW
PRT2DM2	0B	RW	DCB22CR0	4B	#	ASC12CR3	8B	RW	RDI3LT0	СВ	RW
PRT3DR	0C	RW	DCB23DR0	4C	#	ASD13CR0	8C	RW	RDI3LT1	CC	RW
PRT3IE	0D	RW	DCB23DR1	4D	W	ASD13CR1	8D	RW	RDI3RO0	CD	RW
PRT3GS	0E	RW	DCB23DR2	4E	RW	ASD13CR2	8E	RW	RDI3RO1	CE	RW
PRT3DM2	0F	RW	DCB23CR0	4F	#	ASD13CR3	8F	RW		CF	
PRT4DR	10	RW	DBB30DR0	50	#	ASD20CR0	90	RW	CUR_PP	D0	RW
PRT4IE	11	RW	DBB30DR1	51	W	ASD20CR1	91	RW	STK_PP	D1	RW
PRT4GS	12	RW	DBB30DR2	52	RW	ASD20CR2	92	RW		D2	
PRT4DM2	13	RW	DBB30CR0	53	#	ASD20CR3	93	RW	IDX_PP	D3	RW
PRT5DR	14	RW	DBB31DR0	54	#	ASC21CR0	94	RW	MVR_PP	D4	RW
PRT5IE	15	RW	DBB31DR1	55	W	ASC21CR1	95	RW	MVW_PP	D5	RW
PRT5GS	16	RW	DBB31DR2	56	RW	ASC21CR2	96	RW	I2C_CFG	D6	RW
PRT5DM2	17	RW	DBB31CR0	57	#	ASC21CR3	97	RW	I2C_SCR	D7	#
PRT6DR	18	RW	DCB32DR0	58	#	ASD22CR0	98	RW	I2C_DR	D8	RW
PRT6IE	19	RW	DCB32DR1	59	W	ASD22CR1	99	RW	I2C_MSCR	D9	#
PRT6GS	1A	RW	DCB32DR2	5A	RW	ASD22CR2	9A	RW	INT_CLR0	DA	RW
PRT6DM2	1B	RW	DCB32CR0	5B	#	ASD22CR3	9B	RW	INT_CLR1	DB	RW
PRT7DR	1C	RW	DCB33DR0	5C	#	ASC23CR0	9C	RW	INT_CLR2	DC	RW
PRT7IE	1D	RW	DCB33DR1	5D	W	ASC23CR1	9D	RW	INT_CLR3	DD	RW
PRT7GS	1E	RW	DCB33DR1	5E	RW	ASC23CR2	9E	RW	INT_MSK3	DE	RW
PRT7DM2	1F	RW	DCB33DR2	5F	#	ASC23CR2	9F	RW	INT_MSK2	DF	RW
DBB00DR0	20	#		60	# RW	ASCZSCKS	A0	KVV		E0	RW
			AMX_IN		KVV				INT_MSK0		
DBB00DR1	21	W		61			A1		INT_MSK1	E1	RW RC
DBB00DR2	22	RW	ADE OD	62	DW		A2		INT_VC	E2	
DBB00CR0	23	#	ARF_CR	63	RW		A3		RES_WDT	E3	W
DBB01DR0	24	#	CMP_CR0	64	#		A4		DEC_DH	E4	RC
DBB01DR1	25	W	ASY_CR	65	#		A5		DEC_DL	E5	RC
DBB01DR2	26	RW	CMP_CR1	66	RW		A6		DEC_CR0	E6	RW
DBB01CR0	27	#		67			A7		DEC_CR1	E7	RW
DCB02DR0	28	#		68		MUL1_X	A8	W	MUL0_X	E8	W
DCB02DR1	29	W		69		MUL1_Y	A9	W	MUL0_Y	E9	W
DCB02DR2	2A	RW		6A		MUL1_DH	AA	R	MUL0_DH	EA	R
DCB02CR0	2B	#		6B		MUL1_DL	AB	R	MUL0_DL	EB	R
DCB03DR0	2C	#	TMP_DR0	6C	RW	ACC1_DR1	AC	RW	ACC0_DR1	EC	RW
DCB03DR1	2D	W	TMP_DR1	6D	RW	ACC1_DR0	AD	RW	ACC0_DR0	ED	RW
DCB03DR2	2E	RW	TMP_DR2	6E	RW	ACC1_DR3	AE	RW	ACC0_DR3	EE	RW
DCB03CR0	2F	#	TMP_DR3	6F	RW	ACC1_DR2	AF	RW	ACC0_DR2	EF	RW
DBB10DR0	30	#	ACB00CR3	70	RW	RDI0RI	B0	RW		F0	
DBB10DR1	31	W	ACB00CR0	71	RW	RDI0SYN	B1	RW		F1	
DBB10DR2	32	RW	ACB00CR1	72	RW	RDI0IS	B2	RW		F2	
DBB10CR0	33	#	ACB00CR2	73	RW	RDI0LT0	B3	RW		F3	
DBB11DR0	34	#	ACB01CR3	74	RW	RDI0LT1	B4	RW		F4	
DBB11DR1	35	W	ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	
DBB11DR2	36	RW	ACB01CR1	76	RW	RDI0RO1	B6	RW		F6	
DBB11CR0	37	#	ACB01CR2	77	RW		B7		CPU_F	F7	RL
DCB12DR0	38	#	ACB02CR3	78	RW	RDI1RI	B8	RW		F8	
DCB12DR1	39	W	ACB02CR0	79	RW	RDI1SYN	B9	RW		F9	İ
DCB12DR2	3A	RW	ACB02CR1	7A	RW	RDI1IS	BA	RW		FA	
DCB12CR0	3B	#	ACB02CR2	7B	RW	RDI1LT0	BB	RW		FB	
DCB13DR0	3C	#	ACB03CR3	7C	RW	RDI1LT1	BC	RW		FC	
DCB13DR1	3D	W	ACB03CR0	7D	RW	RDI1RO0	BD	RW		FD	
DCB13DR2	3E	RW	ACB03CR1	7E	RW	RDI1RO1	BE	RW	CPU_SCR1	FE	#
DCB13CR0	3F	#	ACB03CR2	7F	RW		BF		CPU SCR0	FF	#
202100110	١ - ٠	l	00001142	ı · ·					J. J_55110	1 · ·	l

Blank fields are Reserved and should not be accessed.

Access is bit specific.



Table 8-2. Register Map Bank 1 Table: Configuration Space

Table 8-2. R	egister Map E	Bank 1 Ta	able: Config	uration Space	•						
Name	Addr (1,Hex)		Name	Addr (1,Hex)		Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
PRT0DM0	00	RW	DBB20FN	40	RW	ASC10CR0	80	RW	RDI2RI	C0	RW
PRT0DM1	01	RW	DBB20IN	41	RW	ASC10CR1	81	RW	RDI2SYN	C1	RW
PRT0IC0	02	RW	DBB20OU	42	RW	ASC10CR2	82	RW	RDI2IS	C2	RW
PRT0IC1	03	RW		43		ASC10CR3	83	RW	RDI2LT0	C3	RW
PRT1DM0	04	RW	DBB21FN	44	RW	ASD11CR0	84	RW	RDI2LT1	C4	RW
PRT1DM1	05	RW	DBB21IN	45	RW	ASD11CR1	85	RW	RDI2RO0	C5	RW
PRT1IC0	06	RW	DBB21OU	46	RW	ASD11CR2	86	RW	RDI2RO1	C6	RW
PRT1IC1	07	RW		47		ASD11CR3	87	RW		C7	
PRT2DM0	08	RW	DCB22FN	48	RW	ASC12CR0	88	RW	RDI3RI	C8	RW
PRT2DM1	09	RW	DCB22IN	49	RW	ASC12CR1	89	RW	RDI3SYN	C9	RW
PRT2IC0	0A	RW	DCB22OU	4A	RW	ASC12CR2	8A	RW	RDI3IS	CA	RW
PRT2IC1	0B	RW	DOBZZOO	4B	1244	ASC12CR3	8B	RW	RDI3LT0	СВ	RW
PRT3DM0	OC OC	RW	DCB23FN	4C	RW	ASD13CR0	8C	RW	RDI3LT1	CC	RW
PRT3DM1	0D	RW	DCB23IN	4D	RW	ASD13CR1	8D	RW	RDI3RO0	CD	RW
PRT3IC0	0E	RW	DCB23IN DCB23OU	4E	RW	ASD13CR1	8E	RW	RDI3RO1	CE	RW
			DCB23OO		KVV				KDISKOT		KVV
PRT3IC1	0F	RW	DDDOOFN	4F	DW.	ASD13CR3	8F	RW	ODL O IN	CF	DW.
PRT4DM0	10	RW	DBB30FN	50	RW	ASD20CR0	90	RW	GDI_O_IN	D0	RW
PRT4DM1	11	RW	DBB30IN	51	RW	ASD20CR1	91	RW	GDI_E_IN	D1	RW
PRT4IC0	12	RW	DBB30OU	52	RW	ASD20CR2	92	RW	GDI_O_OU	D2	RW
PRT4IC1	13	RW		53		ASD20CR3	93	RW	GDI_E_OU	D3	RW
PRT5DM0	14	RW	DBB31FN	54	RW	ASC21CR0	94	RW		D4	
PRT5DM1	15	RW	DBB31IN	55	RW	ASC21CR1	95	RW		D5	
PRT5IC0	16	RW	DBB31OU	56	RW	ASC21CR2	96	RW		D6	
PRT5IC1	17	RW		57		ASC21CR3	97	RW		D7	
PRT6DM0	18	RW	DCB32FN	58	RW	ASD22CR0	98	RW		D8	
PRT6DM1	19	RW	DCB32IN	59	RW	ASD22CR1	99	RW		D9	
PRT6IC0	1A	RW	DCB32OU	5A	RW	ASD22CR2	9A	RW		DA	
PRT6IC1	1B	RW		5B		ASD22CR3	9B	RW		DB	
PRT7DM0	1C	RW	DCB33FN	5C	RW	ASC23CR0	9C	RW		DC	
PRT7DM1	1D	RW	DCB33IN	5D	RW	ASC23CR1	9D	RW	OSC_GO_EN	DD	RW
PRT7IC0	1E	RW	DCB33OU	5E	RW	ASC23CR2	9E	RW	OSC_CR4	DE	RW
PRT7IC1	1F	RW		5F		ASC23CR3	9F	RW	OSC_CR3	DF	RW
DBB00FN	20	RW	CLK_CR0	60	RW	7100200110	A0	1000	OSC_CR0	E0	RW
DBB00IN	21	RW	CLK_CR1	61	RW		A1		OSC_CR1	E1	RW
DBB00OU	22	RW	ABF_CR0	62	RW		A2		OSC_CR2	E2	RW
DBB0000	23	IXVV	AMD_CR0	63	RW		A3		VLT_CR	E3	RW
DBB01FN	24	RW	7 IVID_OTTO	64	1244		A4		VLT_CMP	E4	R
DBB01IN	25	RW		65			A5		VLI_CIVII	E5	IX.
DBB01IN	26	RW	AMD_CR1	66	RW		A6			E6	
DBB0100	27	KVV	_	67	RW				DEC CD2	E7	DW
DODOGENI		DW	ALT_CR0				A7		DEC_CR2		RW
DCB02FN	28	RW	ALT_CR1	68	RW		A8		IMO_TR	E8	W
DCB02IN	29	RW	CLK_CR2	69	RW		A9		ILO_TR	E9	W
DCB02OU	2A	RW		6A			AA		BDG_TR	EA	RW
	2B			6B			AB		ECO_TR	EB	W
DCB03FN	2C	RW	TMP_DR0	6C	RW		AC			EC	
DCB03IN	2D	RW	TMP_DR1	6D	RW		AD			ED	
DCB03OU	2E	RW	TMP_DR2	6E	RW		AE			EE	
	2F		TMP_DR3	6F	RW		AF			EF	
DBB10FN	30	RW	ACB00CR3	70	RW	RDI0RI	B0	RW		F0	
DBB10IN	31	RW	ACB00CR0	71	RW	RDI0SYN	B1	RW		F1	
DBB10OU	32	RW	ACB00CR1	72	RW	RDI0IS	B2	RW		F2	
	33		ACB00CR2	73	RW	RDI0LT0	B3	RW		F3	
DBB11FN	34	RW	ACB01CR3	74	RW	RDI0LT1	B4	RW		F4	
DBB11IN	35	RW	ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	
DBB11OU	36	RW	ACB01CR1	76	RW	RDI0RO1	B6	RW		F6	
	37		ACB01CR2	77	RW		B7		CPU_F	F7	RL
DCB12FN	38	RW	ACB02CR3	78	RW	RDI1RI	B8	RW		F8	
DCB12IN	39	RW	ACB02CR0	79	RW	RDI1SYN	B9	RW		F9	
DCB12OU	3A	RW	ACB02CR1	7A	RW	RDI1IS	BA	RW	FLS_PR1	FA	RW
	3B		ACB02CR2	7B	RW	RDI1LT0	BB	RW	_	FB	
DCB13FN	3C	RW	ACB03CR3	7C	RW	RDI1LT1	BC	RW		FC	
DCB13IN	3D	RW	ACB03CR0	7D	RW	RDI1RO0	BD	RW		FD	
DCB13OU	3E	RW	ACB03CR1	7E	RW	RDI1RO1	BE	RW	CPU SCR1	FE	#
	3F	-	ACB03CR2	7F	RW		BF	-	CPU_SCR0	FF	#
	1		. 10200112	1	1		1		5_5510	1	l

Blank fields are Reserved and should not be accessed.

Access is bit specific.



9. Electrical Specifications

This section presents the DC and AC electrical specifications of the CY8CPLC20 device. For the most up-to-date electrical specifications, confirm that you have the most recent data sheet by going to the web at http://www.cypress.com.

Specifications are valid for –40 °C \leq T_A \leq 85 °C and T _J \leq 100 °C, except where noted.

9.1 Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Table 9-1. Absolute Maximum Ratings

Symbol	Description	Min	Тур	Max	Units	Notes
T _{STG}	Storage temperature	- 55	25	+100	₽ C	Higher storage temperatures reduce data retention time. Recommended storage temperature is +25 °C ± 25 °C. Extended duration storage temperatures above 65 °C degrade reliability.
T _{BAKETEMP}	Bake temperature	1	125	See package label	°C	
T _{BAKETIME}	Bake time	See package label	_	72	Hours	
T _A	Ambient temperature with power applied	-40	_	+85	${\mathbb C}$	
V_{DD}	Supply voltage on V _{DD} relative to Vss	-0.5	_	+6.0	V	
V _{IO}	DC Input Voltage	V _{ss} - 0.5	_	$V_{DD} + 0.5$	V	
V _{IOZ}	DC voltage applied to Tri-state	V _{ss} - 0.5	_	V _{DD} + 0.5	V	
I _{MIO}	Maximum current into any port pin	-25	_	+50	mA	
I _{MAIO}	Maximum current into any port pin configured as analog Driver	- 50	_	+50	mA	
ESD	Electro static discharge voltage	2000	_	_	V	Human Body Model ESD.
LU	Latch-up Current	_	ı	200	mA	

9.2 Operating Temperature

Table 9-2. Operating Temperature

Symbol	Description	Min	Тур	Max	Units	Notes
T _A	Ambient temperature	-40	_	+85	°C	
TJ	Junction temperature	-4 0	_	+100	°C	The temperature rise from ambient to junction is package specific. See Thermal Impedances on page 44. The user must limit the power consumption to comply with this requirement.



9.3 DC Electrical Characteristics

9.3.1 DC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C \leq T_A \leq 85 °C. Typical parameters are measured at 5 V at 25 °C and are for design guidance only.

Table 9-3. DC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V_{DD}	Supply Voltage	4.75	_	5.25	V	
I _{DD}	Supply Current	-	8	14		Conditions are 5.0 V, T_A = 25 °C, CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 0.366 kHz
V_{REF}	Reference Voltage (Bandgap)	1.28	1.3	1.32	V	Trimmed for appropriate V _{DD}

9.3.2 DC GPIO Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature range: 4.75 V to 5.25 V and $-40 \,^{\circ}\text{C} \le T_{\text{A}} \le 85 \,^{\circ}\text{C}$. Typical parameters are measured at $5 \,^{\circ}\text{V}$ at $25 \,^{\circ}\text{C}$ and are for design guidance only.

Table 9-4. DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R _{PU}	Pull-up resistor	4	5.6	8	kΩ	
R _{PD}	Pull-down resistor	4	5.6	8	kΩ	
V _{OH}	High output level	V _{DD} - 1.0	-	-	V	IOH = 10 mA, (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). 80 mA maximum combined IOH budget.
V _{OL}	Low output level	1	-	0.75	V	IOL = 25 mA, (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). 150 mA maximum combined IOL budget.
Гон	High level source current	10	_	_	mA	VOH = V _{DD} -1.0 V. See the limitations of the total current in the Note for VOH.
I _{OL}	Low level sink current	25	-	_	mA	VOL = 0.75 V. See the limitations of the total current in the Note for VOL.
V_{IL}	Input low level	_	-	0.8	V	
V_{IH}	Input high level	2.1	_		V	
V_{H}	Input hysterisis	_	60	_	mV	
I _{IL}	Input leakage (Absolute Value)	_	1	_	nA	Gross tested to 1 μA.
C _{IN}	Capacitive Load on Pins as Input	_	3.5	10	pF	Package and pin dependent. Temp = 25 °C.
C _{OUT}	Capacitive load on pins as output	_	3.5	10	pF	Package and pin dependent. Temp = 25 °C.



9.3.3 DC Operational Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40 \text{ °C} \le T_A \le 85 \text{ °C}$. Typical parameters are measured at 5 V at 25 °C and are for design guidance only.

The Operational Amplifier is a component of both the Analog Continuous Time PSoC blocks and the Analog Switched Capacitor PSoC blocks. The guaranteed specifications are measured in the Analog Continuous Time PSoC block. Typical parameters are measured at 5 V at 25 °C and are for design guidance only.

Table 9-5. 5-V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Unit	Notes
V _{OSOA}	Input offset voltage (absolute value)					
	Power = Low, Opamp bias = Low	_	1.6	10	mV	
	Power = Low, Opamp bias = High	_	1.6	10	mV	
	Power = Medium, Opamp bias = Low	_	1.6	10	mV	
	Power = Medium, Opamp bias = High	_	1.6	10	mV	
	Power = High, Opamp bias = Low	_	1.6	10	mV	
	Power = High, Opamp bias = High	_	1.6	10	mV	
TCV _{OSOA}	Average input offset voltage drift	_	4	23	µV/℃	
EBOA	Input leakage current (port 0 analog pins)	_	200	_	pΑ	Gross tested to 1 μA
C _{INOA}	Input capacitance (port 0 analog pins)	_	4.5	9.5	pF	Package and pin dependent. Temp = 25 ℃
VCMOA	Common mode voltage range (All cases, except Power = High, Opamp bias = High)	0	_	V _{DD}	V	The common-mode input voltage range is measured through an analog output buffer.
	Common mode voltage range (Power = High, Opamp bias = High)	0.5	_	V _{DD} – 0.5	V	The specification includes the limitations imposed by the characteristics of the analog output buffer.
CMRROA	Common mode rejection ratio	60	-	_	dB	
GOLOA	Open loop gain	80	_	_	dB	
V _{OHIGHOA}	High output voltage swing (internal signals)	V _{DD} – 0.01	_	_	V	
V _{OLOWOA}	Low output voltage swing (internal signals)	_	_	0.1	٧	
I _{SOA}	Supply current (including associated AGND buffer)					
	Power = Low, Opamp bias = Low	_	150	200	μA	
	Power = Low, Opamp bias = High	_	300	400	μA	
	Power = Medium, Opamp bias = Low	_	600	800	μA	
	Power = Medium, Opamp bias = High	_	1200	1600	μA	
	Power = High, Opamp bias = Low	_	2400	3200	μA	
	Power = High, Opamp bias = High	_	4600	6400	μΑ	
PSRR _{OA}	Supply voltage rejection ratio	67	80	_	dB	$V_{SS} \le V_{IN} \le (V_{DD} - 2.25)$ or $(V_{DD} - 1.25 \ V) \le V_{IN} \le V_{DD}$.

9.3.4 DC Low Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$. Typical parameters are measured at 5 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 9-6. DC Low Power Comparator Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{REFLPC}	Low power comparator (LPC) Reference Voltage Range	0.2	-	V _{DD} - 1	V	
I _{SLPC}	LPC supply current	_	10	40	μΑ	
V _{OSLPC}	LPC voltage offset	_	2.5	30	mV	

Document Number: 001-48325 Rev. *K



9.3.5 DC Analog Output Buffer Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \le T_{\text{A}} \le 85~^{\circ}\text{C}$. Typical parameters are measured at 5 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 9-7. DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
C _L	Load capacitance	-	I	200	pF	This specification applies to the external circuit driven by the analog output buffer.
V _{OSOB}	Input offset voltage (Absolute Value) Power = Low, Opamp bias = Low Power = Low, Opamp bias = High Power = High, Opamp bias = Low Power = High, Opamp bias = High		3.2 3.2 3.2 3.2	18 18 18 18	mV mV mV	
TCV _{OSOB}	Average input offset voltage drift	_	5.5	26	μV/°C	
V _{CMOB}	Common-mode input voltage range	0.5	-	V _{DD} – 1.0	V	
R _{OUTOB}	Output resistance Power = Low Power = High	-	_ _	1 1	W	
V _{OHIGHOB}	High output voltage swing (Load = 32 ohms to $V_{DD}/2$) Power = Low Power = High	0.5 x V _{DD} + 1.3 0.5 x V _{DD} + 1.3	_ _	_ _	V V	
V _{OLOWOB}	Low output voltage swing (Load = 32 ohms to $V_{DD}/2$) Power = Low Power = High	_ _	_ _	0.5 x V _{DD} - 1.3 0.5 x V _{DD} - 1.3	V V	
I _{SOB}	Supply current including bias Cell (No Load) Power = Low Power = High	- -	1.1 2.6	2 5	mA mA	
PSRR _{OB}	Supply voltage rejection ratio	40	64	_	dB	



9.3.6 DC Analog Reference Specifications

Table 9-8 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$. Typical parameters are measured at 5 V at 25 °C and are for design guidance only.

The guaranteed specifications are measured through the Analog Continuous Time PSoC blocks. The power levels for AGND refer to the power of the Analog Continuous Time PSoC block. The power levels for RefHi and RefLo refer to the Analog Reference Control register. The limits stated for AGND include the offset error of the AGND buffer local to the Analog Continuous Time PSoC block. Reference control power is high.

Note Avoid using P2[4] for digital signaling when using an analog resource that depends on the Analog Reference. Some coupling of the digital signal may appear on the AGND.

Table 9-8. 5-V DC Analog Reference Specifications

Reference ARF_CR[5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Unit
	RefPower = High	V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.228	V _{DD} /2 + 1.290	V _{DD} /2 + 1.352	V
	Opamp bias = High	V_{AGND}	AGND	V _{DD} /2	$V_{DD}/2 - 0.078$	$V_{DD}/2 - 0.007$	$V_{DD}/2 + 0.063$	V
		V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2 – 1.336	V _{DD} /2 – 1.295	V _{DD} /2 – 1.250	V
	RefPower = High	V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.224	V _{DD} /2 + 1.293	$V_{DD}/2 + 1.356$	V
	Opamp bias = Low	V _{AGND}	AGND	V _{DD} /2	$V_{DD}/2 - 0.056$	V _{DD} /2 – 0.005	$V_{DD}/2 + 0.043$	V
0b000		V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2 – 1.338	V _{DD} /2 – 1.298	V _{DD} /2 – 1.255	V
00000	RefPower = Med	V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.226	V _{DD} /2 + 1.293	$V_{DD}/2 + 1.356$	V
	Opamp bias = High	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 – 0.057	V _{DD} /2 – 0.006	$V_{DD}/2 + 0.044$	V
		V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2 – 1.337	V _{DD} /2 – 1.298	V _{DD} /2 – 1.256	V
	RefPower = Med	V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.226	V _{DD} /2 + 1.294	$V_{DD}/2 + 1.359$	V
	Opamp bias = Low	V_{AGND}	AGND	V _{DD} /2	$V_{DD}/2 - 0.047$	V _{DD} /2 – 0.004	$V_{DD}/2 + 0.035$	V
		V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2 – 1.338	V _{DD} /2 – 1.299	V _{DD} /2 – 1.258	V



Table 9-8. 5-V DC Analog Reference Specifications (continued)

Reference ARF_CR[5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Unit
	RefPower = High Opamp bias = High	V _{REFHI}	Ref High	P2[4] + P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.085	P2[4] + P2[6] - 0.016	P2[4] + P2[6] + 0.044	V
		V_{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V _{REFLO}	Ref Low	P2[4] – P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.022	P2[4] – P2[6] + 0.010	P2[4]-P2[6]+ 0.055	V
	RefPower = High Opamp bias = Low	V _{REFHI}	Ref High	P2[4] + P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.077	P2[4] + P2[6] - 0.010	P2[4] + P2[6] + 0.051	V
		V_{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
01-004		V _{REFLO}	Ref Low	P2[4] – P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.022	P2[4] – P2[6] + 0.005	P2[4]-P2[6]+ 0.039	V
0b001	RefPower = Med Opamp bias = High	V _{REFHI}	Ref High	P2[4] + P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.070	P2[4] + P2[6] - 0.010	P2[4] + P2[6] + 0.050	V
		V_{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V _{REFLO}	Ref Low	P2[4] – P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.022	P2[4] – P2[6] + 0.005	P2[4]-P2[6]+ 0.039	V
	RefPower = Med Opamp bias = Low	V _{REFHI}	Ref High	P2[4] + P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.070	P2[4] + P2[6] - 0.007	P2[4] + P2[6] + 0.054	V
		V_{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V _{REFLO}	Ref Low	P2[4] – P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.022	P2[4] – P2[6] + 0.002	P2[4]-P2[6]+ 0.032	V
	RefPower = High	V_{REFHI}	Ref High	V_{DD}	V _{DD} – 0.037	V _{DD} – 0.009	V _{DD}	V
	Opamp bias = High	V_{AGND}	AGND	V _{DD} /2	V _{DD} /2 - 0.061	V _{DD} /2 - 0.006	$V_{DD}/2 + 0.047$	V
		V_{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.007	V _{SS} + 0.028	V
	RefPower = High	V_{REFHI}	Ref High	V_{DD}	V _{DD} - 0.039	V _{DD} – 0.006	V _{DD}	V
	Opamp bias = Low	V_{AGND}	AGND	V _{DD} /2	V _{DD} /2 – 0.049	$V_{DD}/2 - 0.005$	$V_{DD}/2 + 0.036$	V
0b010		V_{REFLO}	Ref Low	V _{SS}	V _{SS}	$V_{SS} + 0.005$	V _{SS} + 0.019	V
00010	RefPower = Med Opamp bias = High	V_{REFHI}	Ref High	V_{DD}	V _{DD} – 0.037	$V_{DD} - 0.007$	V_{DD}	V
	Opamp bias = Flight	V_{AGND}	AGND	V _{DD} /2	V _{DD} /2 – 0.054	$V_{DD}/2 - 0.005$	$V_{DD}/2 + 0.041$	V
		V_{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.006	V _{SS} + 0.024	V
	RefPower = Med Opamp bias = Low	V_{REFHI}	Ref High	V _{DD}	V _{DD} – 0.042	V _{DD} – 0.005	V _{DD}	V
	Spainp bias – LOW	V_{AGND}	AGND	V _{DD} /2	V _{DD} /2 – 0.046	$V_{DD}/2 - 0.004$	$V_{DD}/2 + 0.034$	V
		V_{REFLO}	Ref Low	V_{SS}	V_{SS}	V _{SS} + 0.004	V _{SS} + 0.017	V



Table 9-8. 5-V DC Analog Reference Specifications (continued)

Reference ARF_CR[5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Unit
	RefPower = High	V _{REFHI}	Ref High	3 x Bandgap	3.788	3.891	3.986	V
	Opamp bias = High	V _{AGND}	AGND	2 x Bandgap	2.500	2.604	3.699	V
		V _{REFLO}	Ref Low	Bandgap	1.257	1.306	1.359	V
	RefPower = High	V _{REFHI}	Ref High	3 x Bandgap	3.792	3.893	3.982	V
	Opamp bias = Low	V_{AGND}	AGND	2 x Bandgap	2.518	2.602	2.692	V
0b011		V _{REFLO}	Ref Low	Bandgap	1.256	1.302	1.354	V
0b011	RefPower = Med	V_{REFHI}	Ref High	3 x Bandgap	3.795	3.894	3.993	V
	Opamp bias = High	V_{AGND}	AGND	2 x Bandgap	2.516	2.603	2.698	V
		V _{REFLO}	Ref Low	Bandgap	1.256	1.303	1.353	V
	RefPower = Med	V _{REFHI}	Ref High	3 x Bandgap	3.792	3.895	3.986	V
	Opamp bias = Low	V_{AGND}	AGND	2 x Bandgap	2.522	2.602	2.685	V
		V _{REFLO}	Ref Low	Bandgap	1.255	1.301	1.350	V
	RefPower = High Opamp bias = High	V _{REFHI}	Ref High	2 x Bandgap + P2[6] (P2[6] = 1.3 V)	2.495 – P2[6]	2.586 – P2[6]	2.657 – P2[6]	V
		V_{AGND}	AGND	2 x Bandgap	2.502	2.604	2.719	V
		V _{REFLO}	Ref Low	2 × Bandgap – P2[6] (P2[6] = 1.3 V)	2.531 – P2[6]	2.611 – P2[6]	2.681 – P2[6]	V
	RefPower = High Opamp bias = Low	V _{REFHI}	Ref High	2 × Bandgap + P2[6] (P2[6] = 1.3 V)	2.500 - P2[6]	2.591 – P2[6]	2.662 - P2[6]	V
		V _{AGND}	AGND	2 x Bandgap	2.519	2.602	2.693	V
0b100		V _{REFLO}	Ref Low	2 × Bandgap – P2[6] (P2[6] = 1.3 V)	2.530 - P2[6]	2.605 – P2[6]	2.666 - P2[6]	V
05100	RefPower = Med Opamp bias = High	V _{REFHI}	Ref High	2 × Bandgap + P2[6] (P2[6] = 1.3 V)	2.503 – P2[6]	2.592 – P2[6]	2.662 - P2[6]	V
		V_{AGND}	AGND	2 x Bandgap	2.517	2.603	2.698	V
		V _{REFLO}	Ref Low	2 × Bandgap – P2[6] (P2[6] = 1.3 V)	2.529 – P2[6]	2.606 – P2[6]	2.665 - P2[6]	V
	RefPower = Med Opamp bias = Low	V _{REFHI}	Ref High	2 × Bandgap + P2[6] (P2[6] = 1.3 V)	2.505 – P2[6]	2.594 – P2[6]	2.665 - P2[6]	V
		V_{AGND}	AGND	2 x Bandgap	2.525	2.602	2.685	V
		V _{REFLO}	Ref Low	2 × Bandgap – P2[6] (P2[6] = 1.3 V)	2.528 - P2[6]	2.603 – P2[6]	2.661 – P2[6]	V



 Table 9-8. 5-V DC Analog Reference Specifications (continued)

Reference ARF_CR[5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Unit
	RefPower = High Opamp bias = High	V _{REFHI}	Ref High	P2[4] + Bandgap ($P2[4] = V_{DD}/2$)	P2[4] + 1.222	P2[4] + 1.290	P2[4] + 1.343	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V _{REFLO}	Ref Low	P2[4] - Bandgap ($P2[4] = V_{DD}/2$)	P2[4] - 1.331	P2[4] - 1.295	P2[4] - 1.254	V
	RefPower = High Opamp bias = Low	V _{REFHI}	Ref High	P2[4] + Bandgap (P2[4] = $V_{DD}/2$)	P2[4] + 1.226	P2[4] + 1.293	P2[4] + 1.347	V
		V_{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
0b101		V _{REFLO}	Ref Low	P2[4] - Bandgap (P2[4] = $V_{DD}/2$)	P2[4] – 1.331	P2[4] - 1.298	P2[4] - 1.259	V
00101	RefPower = Med Opamp bias = High	V _{REFHI}	Ref High	P2[4] + Bandgap (P2[4] = $V_{DD}/2$)	P2[4] + 1.227	P2[4] + 1.294	P2[4] + 1.347	V
		V_{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V _{REFLO}	Ref Low	P2[4] - Bandgap (P2[4] = $V_{DD}/2$)	P2[4] - 1.331	P2[4] - 1.298	P2[4] - 1.259	V
	RefPower = Med Opamp bias = Low	V _{REFHI}	Ref High	P2[4] + Bandgap ($P2[4] = V_{DD}/2$)	P2[4] + 1.228	P2[4] + 1.295	P2[4] + 1.349	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V _{REFLO}	Ref Low	P2[4] - Bandgap (P2[4] = $V_{DD}/2$)	P2[4] - 1.332	P2[4] - 1.299	P2[4] - 1.260	V
	RefPower = High	V _{REFHI}	Ref High	2 x Bandgap	2.535	2.598	2.644	V
	Opamp bias = High	V_{AGND}	AGND	Bandgap	1.227	1.305	1.398	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.009	V _{SS} + 0.038	V
	RefPower = High	V _{REFHI}	Ref High	2 x Bandgap	2.530	2.598	2.643	V
	Opamp bias = Low	V _{AGND}	AGND	Bandgap	1.244	1.303	1.370	V
0b110		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.005	V _{SS} + 0.024	V
05110	RefPower = Med	V_{REFHI}	Ref High	2 x Bandgap	2.532	2.598	2.644	V
	Opamp bias = High	V _{AGND}	AGND	Bandgap	1.239	1.304	1.380	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.006	V _{SS} + 0.026	V
	RefPower = Med	V _{REFHI}	Ref High	2 x Bandgap	2.528	2.598	2.645	V
	Opamp bias = Low	V_{AGND}	AGND	Bandgap	1.249	1.302	1.362	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.004	V _{SS} + 0.018	V
	RefPower = High	V _{REFHI}	Ref High	3.2 x Bandgap	4.041	4.155	4.234	V
	Opamp bias = High	V_{AGND}	AGND	1.6 x Bandgap	1.998	2.083	2.183	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.010	$V_{SS} + 0.038$	V
	RefPower = High	V_{REFHI}	Ref High	3.2 x Bandgap	4.047	4.153	4.236	V
	Opamp bias = Low	V_{AGND}	AGND	1.6 x Bandgap	2.012	2.082	2.157	V
0b111		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.006	V _{SS} + 0.024	V
ODIII	RefPower = Med	V_{REFHI}	Ref High	3.2 x Bandgap	4.049	4.154	4.238	V
	Opamp bias = High	V_{AGND}	AGND	1.6 x Bandgap	2.008	2.083	2.165	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.006	V _{SS} + 0.026	V
	RefPower = Med	V _{REFHI}	Ref High	3.2 x Bandgap	4.047	4.154	4.238	V
	Opamp bias = Low	V_{AGND}	AGND	1.6 x Bandgap	2.016	2.081	2.150	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.004	V _{SS} + 0.018	V



9.3.7 DC Analog PSoC Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$. Typical parameters are measured at 5 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 9-9. DC Analog PSoC Block Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R _{CT}	Resistor Unit Value (Continuous Time)	-	12.2	_	kΩ	
C _{SC}	Capacitor Unit Value (Switch Cap)	_	80	_	fF	

9.3.8 POR and LVD Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40 \,^{\circ}\text{C} \le T_{\text{A}} \le 85 \,^{\circ}\text{C}$. Typical parameters are measured at 5 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 9-10. DC POR and LVD Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{PPOR2R}	Vdd Value for PPOR Trip (positive ramp) PORLEV[1:0] = 10b	_	4.55	_	V	
V _{PPOR2}	V _{DD} Value for PPOR Trip (negative ramp) PORLEV[1:0] = 10b	_	4.55	_	V	
V _{PH2}	PPOR Hysteresis PORLEV[1:0] = 10b	_	0	_	mV	
V _{LVD6} V _{LVD7}	V _{DD} value for LVD Trip VM[2:0] = 110b VM[2:0] = 111b	4.63 4.72	4.73 4.81	4.82 4.91	V	



9.3.9 DC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40 \,^{\circ}\text{C} \le T_{\text{A}} \le 85 \,^{\circ}\text{C}$. Typical parameters are measured at $5 \,^{\circ}\text{V}$ at $25 \,^{\circ}\text{C}$ and are for design guidance only.

Table 9-11. DC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{DDP}	V _{DD} for programming and erase	4.5	5	5.5	V	This specification applies to the functional requirements of external programmer tools.
V _{DDLV}	Low V _{DD} for verify	4.7	4.8	4.9	V	This specification applies to the functional requirements of external programmer tools.
V _{DDHV}	High V _{DD} for verify	5.1	5.2	5.3	V	This specification applies to the functional requirements of external programmer tools.
V _{DDIWRITE}	Supply voltage for flash write operation	4.75	5,0	5.25	V	This specification applies to this device when it is executing internal flash writes.
I _{DDP}	Supply current during programming or verify	_	10	30	mA	
V _{ILP}	Input low voltage during programming or verify	_	_	0.8	V	
V _{IHP}	Input high voltage during programming or verify	2.2	_	_	V	
I _{ILP}	Input current when applying V _{ILP} to P1[0] or P1[1] during programming or verify	-	_	0.2	mA	Driving internal pull-down resistor
I _{IHP}	Input current when applying V _{IHP} to P1[0] or P1[1] during programming or verify	_	_	1.5	mA	Driving internal pull-down resistor
V _{OLV}	Output low voltage during programming or verify	_	_	Vss + 0.75	V	
V _{OHV}	Output high voltage during programming or verify	V _{DD} - 1.0	_	V _{DD}	V	
Flash _{ENPB}	Flash endurance (per block)	50,000	_	_	_	Erase/write cycles per block
Flash _{ENT}	Flash endurance (total)[4]	1,800,000	_	_	_	Erase/write cycles
Flash _{DR}	Flash data retention	10	-	_	Years	

DC I²C Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40 \text{ °C} \le T_A \le 85 \text{ °C}$. Typical parameters are measured at 5 V at 25 °C and are for design guidance only.

Table 9-12. DC I²C Specifications

Parameter	Description	Min	Тур	Max	Units	Notes
V _{ILI2C} ^[5]	Input low level	_	-	$0.25 \times V_{DD}$	V	$4.75 \text{ V} \le \text{V}_{DD} \le 5.25 \text{ V}$
V _{IHI2C} ^[5]	Input high level	$0.7 \times V_{DD}$	_	_	V	$4.75 \text{ V} \le \text{V}_{DD} \le 5.25 \text{ V}$

Notes

Document Number: 001-48325 Rev. *K

^{4.} A maximum of 36 x 50,000 block endurance cycles is allowed. This may be balanced between operations on 36x1 blocks of 50,000 maximum cycles each, 36x2 blocks of 25,000 maximum cycles each, or 36x4 blocks of 12,500 maximum cycles each (to limit the total number of cycles to 36x50,000 and that no single block ever sees more than 50,000 cycles). For the full industrial range, the user must employ a temperature sensor user module (Flash Temp) and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 at http://www.cypress.com under Application Notes for more information.

^{5.} All GPIOs meet the DC GPIO V_{IL} and V_{IH} specifications found in the DC GPIO specifications sections. The I²C GPIO pins also meet the mentioned specs.



9.4 AC Electrical Characteristics

9.4.1 AC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$. Typical parameters are measured at 5 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Note See the individual user module data sheets for information on maximum frequencies for user modules.

Table 9-13. AC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{IMO24}	Internal main oscillator frequency for 24 MHz	23.4	24	24.6	MHz	Trimmed for 5V operation using factory trim values. SLIMO Mode = 0.
F _{IMO6}	Internal main oscillator frequency for 6 MHz	5.5	6	6.5 ^[6]	MHz	Trimmed for 5V operation using factory trim values. SLIMO Mode = 1.
F _{CPU1}	CPU frequency (5 V Nominal)	0.0914	24	24.6 ^[6]	MHz	SLIMO Mode = 0.
F _{48M}	Digital PSoC Block Frequency	0	48	49.2 ^[6, 7]	MHz	Refer to the AC Digital Block Specifications below.
F _{32K1}	Internal low speed oscillator frequency	15	32	64	kHz	
F _{32K2}	External crystal oscillator	_	32.768	_	kHz	Accuracy is capacitor and crystal dependent. 50% duty cycle.
F _{32K_U}	Internal low speed oscillator (ILO) Untrimmed Frequency	5	-	100	kHz	After a reset and before the M8C starts to run, the ILO is not trimmed. See the System Resets section of the <i>PSoC Technical Reference Manual</i> for details on this timing.
F _{PLL}	PLL frequency	_	23.986	_	MHz	A multiple (x732) of crystal frequency.
T _{PLLSLEW}	PLL Lock time	0.5	_	10	ms	
T _{PLLSLEWLOW}	PLL Lock time for low gain setting	0.5	_	50	ms	
T _{OS}	External crystal oscillator startup to 1%	-	250	500	ms	
T _{OSACC}	External crystal oscillator startup to 100 ppm	-	300	600	ms	The crystal oscillator frequency is within 100 ppm of its final value by the end of the T_{OSACC} period. Correct operation assumes a properly loaded 1 μ W maximum drive level 32.768 kHz crystal. -40 °C \leq $T_A \leq$ 85 °C.
T _{XRST}	External reset pulse width	10	_	_	μS	
SR _{POWER_UP}	Power supply slew rate	-	_	250	V/ms	V _{DD} slew rate during power up.
T _{POWERUP}	Time from End of POR to CPU Executing Code	-	16	100	ms	Power up from 0 V. See the System Resets section of the PSoC Technical Reference Manual.
DC24M	24 MHz Duty Cycle	40	50	60	%	
DC _{ILO}	Internal low speed oscillator duty cycle	20	50	80	%	
Step24M	24 MHz trim step size	_	50	_	kHz	
Fout48M	48 MHz output frequency	46.8	48.0	49.2	MHz	Trimmed. Utilizing factory trim values.
F _{MAX}	Maximum frequency of signal on row input or row output.	_	_	12.3	MHz	

Notes

^{6.} Accuracy derived from Internal Main Oscillator with appropriate trim for Vdd range.
7. See the individual user module data sheets for information on maximum frequencies for user modules.
8. Refer to Cypress Jitter Specifications application note, Understanding Datasheet Jitter Specifications for Cypress Timing Products – AN5054 for more information.



Table 9-13. AC Chip-Level Specifications (continued)

Symbol	Description	Min	Тур	Max	Units	Notes
t _{jit_IMO} [8]	24 MHz IMO cycle-to-cycle jitter (RMS)	_	200	700	ps	
	24 MHz IMO long term N cycle-to-cycle jitter (RMS)	_	300	900	ps	N = 32
	24 MHz IMO period jitter (RMS)	_	100	400	ps	
t _{jit_PLL} [8]	24 MHz IMO cycle-to-cycle jitter (RMS)	_	200	800	ps	
	24 MHz IMO long term N cycle-to-cycle jitter (RMS)	ı	300	1200	ps	N = 32
	24 MHz IMO period jitter (RMS)	-	100	700	ps	

Figure 9-1. PLL Lock Timing Diagram




Figure 9-2. PLL Lock for Low Gain Setting Timing Diagram





Figure 9-3. External Crystal Oscillator Startup Timing Diagram





9.4.2 AC GPIO Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$. Typical parameters are measured at 5 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 9-1. AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{GPIO}	GPIO Operating Frequency	0	_	12.3	MHz	Normal Strong Mode
TRiseF	Rise Time, Normal Strong Mode, Cload = 50 pF	3	_	18	ns	10% to 90%
TFallF	Fall Time, Normal Strong Mode, Cload = 50 pF	2	_	18	ns	10% to 90%
TRiseS	Rise Time, Slow Strong Mode, Cload = 50 pF	10	27	_	ns	10% to 90%
TFallS	Fall Time, Slow Strong Mode, Cload = 50 pF	10	22	_	ns	10% to 90%

90% **GPIO** Pin Output Voltage TFallF

TFallS

TRiseF TRiseS

Figure 9-4. GPIO Timing Diagram



9.4.3 AC Operational Amplifier Specifications

Table 9-1 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 85~^{\circ}\text{C}$. Typical parameters are measured at 5 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Settling times, slew rates, and gain bandwidth are based on the Analog Continuous Time PSoC block.

Table 9-1. 5V AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{ROA}	Rising Settling Time to 0.1% for a 1 V Step (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	_	_	3.9	μS	
	Power = Medium, Opamp Bias = High	_	_	0.72	μS	
	Power = High, Opamp Bias = High	_	_	0.62	μS	
T _{SOA}	Falling Settling Time to 0.1% for a 1 V Step (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	_	_	5.9	μS	
	Power = Medium, Opamp Bias = High	_	_	0.92	μS	
	Power = High, Opamp Bias = High	_	_	0.72	μS	
SR _{ROA}	Rising Slew Rate (20% to 80%) of a 1 V Step (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	0.15	_	_	V/μs	
	Power = Medium, Opamp Bias = High	1.7	_	_	V/μs	
	Power = High, Opamp Bias = High	6.5	_	_	V/μs	
SR _{FOA}	Falling Slew Rate (20% to 80%) of a 1 V Step (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	0.01	_	_	V/μs	
	Power = Medium, Opamp Bias = High	0.5	_	_	V/μs	
	Power = High, Opamp Bias = High	4.0	_	_	V/μs	
BW _{OA}	Gain Bandwidth Product					
	Power = Low, Opamp Bias = Low	0.75	_	_	MHz	
	Power = Medium, Opamp Bias = High	3.1	_	_	MHz	
	Power = High, Opamp Bias = High	5.4	_	_	MHz	
E _{NOA}	Noise at 1 kHz (Power = Medium, Opamp Bias = High)	ı	100	_	nV/rt-Hz	



When bypassed by a capacitor on P2[4], the noise of the analog ground signal distributed to each block is reduced by a factor of up to 5 (14 dB). This is at frequencies above the corner frequency defined by the on-chip 8.1k resistance and the external capacitor.




Figure 9-5. Typical AGND Noise with P2[4] Bypass

At low frequencies, the opamp noise is proportional to 1/f, power independent, and determined by device geometry. At high frequencies, increased power level reduces the noise spectrum level.




Figure 9-6. Typical Opamp Noise

9.4.3 AC Low Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40 \,^{\circ}\text{C} \le T_{\text{A}} \le 85 \,^{\circ}\text{C}$. Typical parameters are measured at 5 V at $25 \,^{\circ}\text{C}$ and are for design guidance only.

Table 9-1. AC Low Power Comparator Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{RLPC}	LPC Response Time	_	-	50	μS	≥ 50 mV overdrive comparator reference set within V _{REFLPC} .



9.4.4 AC Digital Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$. Typical parameters are measured at 5 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 9-2. AC Digital Block Specifications

Function	Description	Min	Тур	Max	Unit	Notes
All functions	Block input clock frequency					
	V _{DD} ≥ 4.75 V	_	_	49.2	MHz	
Timer	Input clock frequency	•				
	No capture, V _{DD} ≥ 4.75 V	_	_	49.2	MHz	
	With capture	_	_	24.6	MHz	
	Capture pulse width	50 ^[9]	_	_	ns	
Counter	Input clock frequency	•				
	No enable input, V _{DD} ≥ 4.75 V	_	_	49.2	MHz	
	With enable input	_	-	24.6	MHz	
	Enable input pulse width	50 ^[9]	_	_	ns	
Dead Band	Kill pulse width	•			•	
	Asynchronous restart mode	20	_	_	ns	
	Synchronous restart mode	50 ^[9]	-	_	ns	
	Disable mode	50 ^[9]	-	_	ns	
	Input clock frequency				•	
	V _{DD} ≥ 4.75 V	_	-	49.2	MHz	
CRCPRS	Input clock frequency	•				
(PRS Mode)	V _{DD} ≥ 4.75 V	_	_	49.2	MHz	
CRCPRS (CRC Mode)	Input clock frequency	_	_	24.6	MHz	
SPIM	Input clock frequency	-	-	8.2	MHz	The SPI serial clock (SCLK) frequency is equal to the input clock frequency divided by 2
SPIS	Input clock (SCLK) frequency	_	_	4.1	MHz	The input clock is the SPI SCLK in SPIS mode
	Width of SS_negated between transmissions	50 ^[9]	-	_	ns	
Transmitter	Input clock frequency					The baud rate is equal to the input clock frequency
	$V_{DD} \ge 4.75 \text{ V}, 2 \text{ stop bits}$	_	-	49.2	MHz	divided by 8
	V _{DD} ≥ 4.75 V, 1 stop bit	_	_	24.6	MHz	
Receiver	Input clock frequency					The baud rate is equal to the input clock frequency divided by 8
	$V_{DD} \ge 4.75 \text{ V}, 2 \text{ stop bits}$	_	_	49.2	MHz	
	V _{DD} ≥ 4.75 V, 1 stop bit	-	-	24.6	MHz	

Note

^{9. 50} ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).



9.4.5 AC Analog Output Buffer Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$. Typical parameters are measured at 5 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 9-3. 5V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{ROB}	Rising Settling Time to 0.1%, 1 V Step, 100 pF Load Power = Low Power = High	- -	_ _	4 4	μs μs	
T _{SOB}	Falling Settling Time to 0.1%, 1 V Step, 100 pF Load Power = Low Power = High	-	_ _	3.4 3.4	μ s μ s	
SR _{ROB}	Rising Slew Rate (20% to 80%), 1 V Step, 100pF Load Power = Low Power = High	0.5 0.5	_ _	_ _	V/μs V/μs	
SR _{FOB}	Falling Slew Rate (80% to 20%), 1 V Step, 100 pF Load Power = Low Power = High	0.55 0.55	_ _	_ _	V/μs V/μs	
BW _{OB}	Small Signal Bandwidth, 20mV _{pp} , 3dB BW, 100 pF Load Power = Low Power = High	0.8 0.8	_ _	_ _	MHz MHz	
BW _{OB}	Large Signal Bandwidth, 1V _{pp} , 3dB BW, 100 pF Load Power = Low Power = High	300 300	_ _	_ _	kHz kHz	

9.4.6 AC External Clock Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$. Typical parameters are measured at 5 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 9-4. 5V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{OSCEXT}	Frequency	0.093	1	24.6	MHz	
_	High Period	20.6	-	5300	ns	
_	Low Period	20.6	_	_	ns	
_	Power Up IMO to Switch	150	_	_	μs	

Note

^{10.50} ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period)



9.4.7 AC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \le T_{\text{A}} \le 85~^{\circ}\text{C}$. Typical parameters are measured at 5 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 9-5. AC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{RSCLK}	Rise time of SCLK	1	_	20	ns	
T _{FSCLK}	Fall time of SCLK	1	_	20	ns	
T _{SSCLK}	Data set up time to falling edge of SCLK	40	_	-	ns	
T _{HSCLK}	Data hold time from falling edge of SCLK	40	_	_	ns	
F _{SCLK}	Frequency of SCLK	0	_	8	MHz	
T _{ERASEB}	Flash erase time (Block)	_	10	-	ms	
T _{WRITE}	Flash block write time	_	40	-	ms	
T _{DSCLK}	Data out delay from falling edge of SCLK	_	_	45	ns	
T _{ERASEALL}	Flash erase time (Bulk)	-	80	_	ms	Erase all Blocks and protection fields at once
T _{PROGRAM_HOT}	Flash Block Erase + Flash Block Write Time	_	_	100 ^[11]	ms	0 °C <= Tj <= 100 °C
T _{PROGRAM_COLD}	Flash Block Erase + Flash Block Write Time	_	_	200 ^[11]	ms	-40 °C <= Tj <= 0 °C




9.4.8 AC I²C Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{CC} \le T_A \le 85~^{\circ}\text{C}$. Typical parameters are measured at 5 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 9-6. AC Characteristics of the I²C SDA and SCL Pins

Symbol	Description		d-Mode	Fast-	Mode	Units	Notes
Syllibol	Description	Min	Max	Min	Max	Units	Notes
F _{SCLI2C}	SCL clock frequency	0	100	0	400	kHz	
T _{HDSTAI2C}	Hold Time (repeated) START Condition. After this period, the first clock pulse is generated.	4.0	_	0.6	-	μS	
T _{LOWI2C}	LOW period of the SCL clock	4.7	_	1.3	_	μS	
T _{HIGHI2C}	HIGH period of the SCL clock	4.0	_	0.6	_	μS	
T _{SUSTAI2C}	Set-up time for a repeated START condition	4.7	_	0.6	_	μS	
T _{HDDATI2C}	Data hold time	0	_	0	_	μS	
T _{SUDATI2C}	Data set-up time	250	_	100 ^[12]	_	ns	
T _{SUSTOI2C}	Set-up Time for STOP Condition	4.0	_	0.6	_	μS	
T _{BUFI2C}	Bus free time between a STOP and START condition	4.7	_	1.3	_	μS	
T _{SPI2C}	Pulse width of spikes suppressed by the input filter.	_	_	0	50	ns	



Notes

^{11.} For the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015.

^{12.} A Fast-Mode I²C-bus device can be used in a Standard-Mode I₂C-bus system, but the requirement t_{SU-DAT} ≥ 250 ns. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If the device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_{rmax} + t_{SU;DAT} = 1000 + 250 = 1250 ns (according to the Standard-Mode I₂C-bus specification) before the SCL line is released.




10. Packaging Information

This chapter illustrates the packaging specifications for the CY8CPLC20 PLC device, along with the thermal impedances for each package and the typical package capacitance on crystal pins.

Important Note Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the Emulator Pod Dimension drawings at http://www.cypress.com.

10.1 Packaging Dimensions

Figure 10-1. 28-Pin (210-Mil) SSOP



001-12919 *C






Figure 10-2. 48-Pin (7 x 7 mm) QFN

- 1. MATCH AREA IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC#: MO-220
- 3. PACKAGE WEIGHT: 0.13g
- 4. ALL DIMENSIONS ARE IN MM [MIN/MAX]
- 5. PACKAGE CODE

PART #	DESCRIPTION
LF48A	STANDARD
LY48A	LEAD FREE

Important Notes


For information on the preferred dimensions for mounting QFN packages, refer to application note, "Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages" available at http://www.amkor.com.

Pinned vias for thermal conduction are not required for the low-power PSoC devices.



Figure 10-3. 48-Pin QFN $7 \times 7 \times 0.90$ mm (Sawn Type)

TOP VIEW SIDE VIEW BOTTOM VIEW




NOTES:

- 1. MATCH AREA IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC#: MO-220
- 3. PACKAGE WEIGHT: 13 \pm 1 mg
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-13191 *G





10.1 Thermal Impedances

Table 10-1. Thermal Impedances per Package

Package	Typical θ _{JA} ^[13]	Typical θ_{JC}
28 SSOP	59 °C/W	23 °C/W
48 QFN ^[14]	15 °C/W	18 °C/W
100 TQFP	42 °C/W	15 °C/W



10.2 Capacitance on Crystal Pins

Table 10-2. Typical Package Capacitance on Crystal Pins

Package	Package Capacitance
28 SSOP	2.8 pF
48 QFN	1.8 pF
100 TQFP	3.1 pF

10.3 Solder Reflow Peak Temperature

Following is the minimum solder reflow peak temperature to achieve good solderability.

Table 10-3. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature	Time at Maximum Peak Temperature
28 SSOP	260 °C	30 s
48 QFN	260 °C	30 s
100 TQFP	260 °C	30 s

Notes
 13. T_J = T_A + POWER x θ_{JA}
 14. To achieve the thermal impedance specified for the QFN package, refer to "Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages" available at http://www.amkor.com.



11. Development Tool Selection

11.1 Software

11.1.1 PSoC Designer™

At the core of the PSoC development software suite is PSoC Designer, used to generate PSoC firmware applications. PSoC Designer is available free of charge at http://www.cypress.com. PSoC Designer comes with a free C compiler.

11.1.2 PSoC Programmer

PSoC Programmer is a very flexible programming application. It is used on the bench in development and is also suitable for factory programming. PSoC Programmer works either in a standalone configuration or operates directly from PSoC Designer or PSoC Express. PSoC Programmer software is compatible with both PSoC ICE Cube In-Circuit Emulator and PSoC MiniProg. PSoC programmer is available free of charge at http://www.cypress.com.

11.2 Development Kits

All development kits are sold at the Cypress Online Store.

11.2.1 CY3274 HV Development Kit

The CY3274 is for prototyping and development on the CY8CPLC20 with PSoC Designer. This kit supports in-circuit emulation. The software interface enables users to run, halt, and single-step the processor and view the content of specific memory locations. PSoC Designer also supports the advanced emulation features. The hardware comprises of the high voltage coupling circuit for 110VAC-240VAC powerline, which is compliant with the CENELEC/FCC standards. This board also has an onboard switch mode power supply. The kit comprises:

- One High Voltage (110-230VAC) PLC Board. Cypress recommends that a user purchases two CY3274 kits to setup a two-node PLC subsystem for evaluation and development.
- CY8CPLC20-OCD (100 TQFP)
- Software CD
- Supporting Literature
- MiniProg1

11.2.2 CY3275 LV Development Kit

The CY3275-PLC is for prototyping and development on the CY8CPLC20 with PSoC Designer. This kit supports in-circuit emulation. The software interface enables users to run, halt, and single-step the processor and view the content of specific memory locations. PSoC Designer also supports advanced emulation features. The hardware comprises of the low voltage coupling circuit for 12-24V AC/DC powerline. This board also has an onboard switch mode power supply. The kit comprises:

- One Low Voltage (12-24V AC/DC) PLC Board. Cypress recommends that a user purchases two CY3275 kits to setup a two-node PLC subsystem for evaluation and development.
- CY8CPLC20-OCD (100TQFP)
- Software CD
- Supporting Literature
- MiniProg1

11.2.3 CY3250-PLC Pod Kits

The CY3250-PLC Pod Kits are essential for development purposes as they provide the users a medium to emulate and debug their designs. The pod kits are available for all the available footprints. The details are:

- CY3250-PLC20NQ One SSOP Pod (CY8CPLC20-OCD), Two 28-SSOP Feet, One 3250-Flex Cable, One 28-SSOP foot Mask
- CY3250-PLC20QFN One QFN Pod (CY8CPLC20-OCD), Two 48-QFN Feet, One 3250-Flex Cable
- CY3250-PLC20NQ-POD Two SSOP Pods (CY8CPLC20-OCD)
- CY3250-PLC20QFN-POD Two QFN Pods (CY8CPLC20-OCD)

11.2.4 CY3215-DK Basic Development Kit

The CY3215-DK is for prototyping and development with PSoC Designer. This kit can be used in conjunction with the PLC kits to support in-circuit emulation. The software interface enables users to run, halt, and single step the processor and view the content of specific memory locations. PSoC Designer also supports the advanced emulation features. The kit includes:

- PSoC Designer Software CD
- ICE-Cube In-Circuit Emulator
- ICE Flex-Pod for CY8C29x66 Family
- Cat-5 Adapter
- Mini-Eval Programming Board
- 110 ~ 240V Power Supply, Euro-Plug Adapter
- iMAGEcraft C Compiler
- ISSP Cable
- USB 2.0 Cable and Blue Cat-5 Cable
- 2 CY8C29466-24PXI 28-PDIP Chip Samples



11.3 Evaluation Kits

The evaluation kits do not have onboard Powerline capability, but can be used with a PLC kit for evaluation purposes. All evaluation tools are sold at the Cypress Online Store.

11.3.1 CY3210-MiniProg1

The CY3210-MiniProg1 kit enables the user to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg Programming Unit
- MiniEval Socket Programming and Evaluation Board
- 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample
- 28-Pin CY8C27443-24PXI PDIP PSoC Device Sample
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

11.3.2 CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of bread boarding space to meet all of your evaluation needs. The kit includes:

- Evaluation Board with LCD Module
- MiniProg Programming Unit
- 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample (2)
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

11.3.3 CY3214-PSoCEvalUSB

The CY3214-PSoCEvalUSB evaluation kit features a development board for the CY8C24794-24LFXI PSoC device. Special features of the board include both USB and capacitive sensing development and debugging support. This evaluation board also includes an LCD module, potentiometer, LEDs, an enunciator, and plenty of bread boarding space to meet all of your evaluation needs. The kit includes:

- PSoCEvalUSB Board
- LCD Module
- MIniProg Programming Unit
- Mini USB Cable
- PSoC Designer and Example Projects CD
- Getting Started Guide
- Wire Pack

11.4 Device Programmers

All device programmers are sold at the Cypress Online Store.

11.4.1 CY3216 Modular Programmer

The CY3216 Modular Programmer kit features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes:

- Modular Programmer Base
- 3 Programming Module Cards
- MiniProg Programming Unit
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

11.4.2 CY3207 ISSP In-System Serial Programmer (ISSP)

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production programming environment.

Note that CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

- CY3207 Programmer Unit
- PSoC ISSP Software CD
- 110 ~ 240V Power Supply, Euro-Plug Adapter
- USB 2.0 Cable




12. Ordering Information

The following table lists the CY8CPLC20 PLC devices' key package features and ordering codes.

Table 12-1. CY8CPLC20 PLC Device Key Features and Ordering Information

Package	Ordering Code	Flash (Bytes)	RAM (Bytes)	Temperature Range	Digital PSoC Blocks	Analog PSoC Blocks	Digital I/O Pins	Analog Inputs	Analog Outputs	XRES Pin
28-Pin (210 Mil) SSOP	CY8CPLC20-28PVXI	32 K	2 K	–40 ℃ to +85 ℃	16	12	24	12	4	Yes
28-Pin (210 Mil) SSOP (Tape and Reel)	CY8CPLC20-28PVXIT	32 K	2 K	–40 ℃ to +85 ℃	16	12	24	12	4	Yes
48-Pin QFN ^[15]	CY8CPLC20-48LFXI	32 K	2 K	-40 ℃ to +85 ℃	16	12	44	12	4	Yes
48-Pin QFN (Sawn)	CY8CPLC20-48LTXI	32 K	2 K	–40 ℃ to +85 ℃	16	12	44	12	4	Yes
48-Pin QFN (Sawn) (Tape and Reel)	CY8CPLC20-48LTXIT	32 K	2 K	-40 ℃ to +85 ℃	16	12	44	12	4	Yes
100-Pin OCD TQFP ^[16]	CY8CPLC20-OCD	32 K	2 K	–40 ℃ to +85 ℃	16	12	64	12	4	Yes

12.1 Ordering Code Definitions



Notes

^{15.} Not recommended for new designs.16. This part may be used for in-circuit debugging. It is NOT available for production.



13. Acronyms

13.1 Acronyms Used

Table 13-1 lists the acronyms that are used in this document.

Table 13-1. Acronyms Used in this Datasheet

Acronym	Description	Acronym	Description
AC	alternating current	MCU	microcontroller unit
ADC	analog-to-digital converter	MIPS	million instructions per second
API	application programming interface	OCD	on-chip debug
BIU	band-in-use	PCB	printed circuit board
CMOS	complementary metal oxide semiconductor	PDIP	plastic dual-in-line package
CPU	central processing unit	PGA	programmable gain amplifier
CRC	cyclic redundancy check	PLC	powerline communication
CSMA	carrier sense multiple access	PLL	phase-locked loop
СТ	continuous time	PLT	powerline transceiver
DAC	digital-to-analog converter	POR	power on reset
DC	direct current	PPOR	precision power on reset
DTMF	dual-tone multi-frequency	PRS	pseudo-random sequence
ECO	external crystal oscillator	PSoC®	Programmable System-on-Chip
EEPROM	electrically erasable programmable read-only memory	PWM	pulse width modulator
FSK	frequency-shift keying	QFN	quad flat no leads
GPIO	general-purpose I/O	RTC	real time clock
I/O	input/output	SAR	successive approximation
ICE	in-circuit emulator	SC	switched capacitor
IDE	integrated development environment	SLIMO	slow IMO
ILO	internal low speed oscillator	SPITM	serial peripheral interface
IMO	internal main oscillator	SRAM	static random access memory
IrDA	infrared data association	SROM	supervisory read only memory
ISSP	in-system serial programming	SSOP	shrink small-outline package
LCD	liquid crystal display	TQFP	thin quad flat pack
LED	light-emitting diode	UART	universal asynchronous reciever / trans- mitter
LPC	low power comparator	USB	universal serial bus
LPF	low pass filter	WDT	watchdog timer
LVD	low-voltage detect	XRES	external reset
MAC	multiply-accumulate		



14. Reference Documents

CY8CPLC20, CY8CLED16P01, CY8C29x66, CY8C27x43, CY8C24x94, CY8C24x23, CY8C24x23A, CY8C22x13, CY8C21x34, CY8C21x23, CY7C64215, CY7C603xx, CY8CNP1xx, and CYWUSB6953 PSoC® Programmable System-on-Chip Technical Reference Manual (TRM) (001-14463)

Design Aids – Reading and Writing PSoC® Flash – AN2015 (001-40459)

Datasheet Jitter Specifications For Cypress Timing Products (001-71968)

Using CY8CPLC20 in Powerline Communication (PLC) Applications - AN54416 (001-54416)

Application Notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages – available at http://www.amkor.com.

15. Document Conventions

15.1 Units of Measure

Table 15-1 lists the unit sof measures.

Table 15-1. Units of Measure

Symbol	Unit of Measure	Symbol	Unit of Measure
kB	1024 bytes	ms	millisecond
dB	decibels	mV	millivolts
°C	degree Celsius	nA	nanoampere
fF	femto farad	ns	nanosecond
kHz	kilohertz	nV	nanovolts
kΩ	kilohm	ppm	parts per million
MHz	megahertz	%	percent
μΑ	microampere	pF	picofarad
μF	microfarad	ps	picosecond
μs	microsecond	рА	pikoampere
μV	microvolts	rt-Hz	root hertz
μW	microwatts	V	volts
mA	milliampere	W	watt
mm	millimeter		

15.2 Numeric Conventions

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, 01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or 0x are decimals.

active high 1. A logic signal having its asserted state as the logic 1 state.

2. A logic signal having the logic 1 state as the higher voltage of the two states.

The basic programmable opamp circuits. These are switched capacitor (SC) and continuous analog blocks

time (CT) blocks. These blocks can be interconnected to provide ADCs, DACs, multi-pole filters, gain

stages, and much more.

analog-to-digital

(ADC)

A device that changes an analog signal to a digital signal of corresponding magnitude. Typically, an ADC converts a voltage to a digital number. The digital-to-analog (DAC) converter performs

the reverse operation.

Application programming interface (API) A series of software routines that comprise an interface between a computer application and lower level services and functions (for example, user modules and libraries). APIs serve as

building blocks for programmers that create software applications.

A signal whose data is acknowledged or acted upon immediately, irrespective of any clock signal. asynchronous



bandgap reference A stable voltage reference design that matches the positive temperature coefficient of VT with the negative temperature coefficient of VBE, to produce a zero temperature coefficient (ideally) reference.

bandwidth

- 1. The frequency range of a message or information processing system measured in hertz.
- 2. The width of the spectral region over which an amplifier (or absorber) has substantial gain (or loss); it is sometimes represented more specifically as, for example, full width at half maximum.

bias

- 1. A systematic deviation of a value from a reference value.
- 2. The amount by which the average of a set of values departs from a reference value.
- The electrical, mechanical, magnetic, or other force (field) applied to a device to establish a reference level to operate the device.

block

- 1. A functional unit that performs a single function, such as an oscillator.
- A functional unit that may be configured to perform one of several functions, such as a digital PSoC block or an analog PSoC block.

buffer

- A storage area for data that is used to compensate for a speed difference, when transferring data from one device to another. Usually refers to an area reserved for IO operations, into which data is read, or from which data is written.
- A portion of memory set aside to store data, often before it is sent to an external device or as it is received from an external device.
- 3. An amplifier used to lower the output impedance of a system.

bus

- 1. A named connection of nets. Bundling nets together in a bus makes it easier to route nets with similar routing patterns.
- 2. A set of signals performing a common function and carrying similar data. Typically represented using vector notation; for example, address[7:0].
- 3. One or more conductors that serve as a common connection for a group of related devices.

clock

The device that generates a periodic signal with a fixed frequency and duty cycle. A clock is sometimes used to synchronize different logic blocks.

comparator

An electronic circuit that produces an output voltage or current whenever two input levels simultaneously satisfy predetermined amplitude requirements.

compiler

A program that translates a high level language, such as C, into machine language.

configuration space

In PSoC devices, the register space accessed when the XIO bit, in the CPU_F register, is set to '1'.

crystal oscillator

An oscillator in which the frequency is controlled by a piezoelectric crystal. Typically a piezoelectric crystal is less sensitive to ambient temperature than other circuit components.

cyclic redundancy check (CRC)

A calculation used to detect errors in data communications, typically performed using a linear feedback shift register. Similar calculations may be used for a variety of other purposes such as data compression.

data bus

A bi-directional set of signals used by a computer to convey information from a memory location to the central processing unit and vice versa. More generally, a set of signals used to convey data between digital functions.

debugger

A hardware and software system that allows you to analyze the operation of the system under development. A debugger usually allows the developer to step through the firmware one step at a time, set break points, and analyze memory.



dead band A period of time when neither of two or more signals are in their active state or in transition.

digital blocks The 8-bit logic blocks that can act as a counter, timer, serial receiver, serial transmitter, CRC

generator, pseudo-random number generator, or SPI.

digital-to-analog (DAC)

A device that changes a digital signal to an analog signal of corresponding magnitude. The analog-

to-digital (ADC) converter performs the reverse operation.

duty cycle The relationship of a clock period high time to its low time, expressed as a percent.

emulator Duplicates (provides an emulation of) the functions of one system with a different system, so that

the second system appears to behave like the first system.

External Reset (XRES)

An active high signal that is driven into the PSoC device. It causes all operation of the CPU and

blocks to stop and return to a pre-defined state.

Flash An electrically programmable and erasable, non-volatile technology that provides you the

programmability and data storage of EPROMs, plus in-system erasability. Non-volatile means

that the data is retained when power is OFF.

Flash block The smallest amount of Flash ROM space that may be programmed at one time and the smallest

amount of Flash space that may be protected. A Flash block holds 64 bytes.

frequency The number of cycles or events per unit of time, for a periodic function.

gain The ratio of output current, voltage, or power to input current, voltage, or power, respectively.

Gain is usually expressed in dB.

I²C A two-wire serial computer bus by Philips Semiconductors (now NXP Semiconductors). I²C is an

Inter-Integrated Circuit. It is used to connect low-speed peripherals in an embedded system. The original system was created in the early 1980s as a battery control interface, but it was later used as a simple internal bus system for building control electronics. I²C uses only two bi-directional pins, clock and data, both running at +5V and pulled high with resistors. The bus operates at 100

kbits/second in standard mode and 400 kbits/second in fast mode.

ICE The in-circuit emulator that allows you to test the project in a hardware environment, while

viewing the debugging device activity in a software environment (PSoC Designer).

input/output (I/O) A device that introduces data into or extracts data from a system.

interrupt A suspension of a process, such as the execution of a computer program, caused by an event

external to that process, and performed in such a way that the process can be resumed.

interrupt service routine (ISR)

jitter

A block of code that normal code execution is diverted to when the M8C receives a hardware interrupt. Many interrupt sources may each exist with its own priority and individual ISR code

block. Each ISR code block ends with the RETI instruction, returning the device to the point in

the program where it left normal program execution.

 A misplacement of the timing of a transition from its ideal position. A typical form of corruption that occurs on serial data streams.

2. The abrupt and unwanted variations of one or more signal characteristics, such as the interval between successive pulses, the amplitude of successive cycles, or the frequency or phase of successive cycles.

low-voltage detect A circuit that senses V_{DD} and provides an interrupt to the system when V_{DD} falls lower than a selected threshold. (LVD)



M8C An 8-bit Harvard-architecture microprocessor. The microprocessor coordinates all activity inside

a PSoC by interfacing to the Flash, SRAM, and register space.

master device A device that controls the timing for data exchanges between two devices. Or when devices are

cascaded in width, the master device is the one that controls the timing for data exchanges between the cascaded devices and an external interface. The controlled device is called the

slave device.

microcontroller An integrated circuit chip that is designed primarily for control systems and products. In addition

to a CPU, a microcontroller typically includes memory, timing circuits, and IO circuitry. The reason

for this is to permit the realization of a controller with a minimal quantity of chips, thus achieving maximal possible miniaturization. This in turn, reduces the volume and the cost of the controller. The microcontroller is normally not used for general-purpose computation as is a

microprocessor.

mixed-signal The reference to a circuit containing both analog and digital techniques and components.

modulator A device that imposes a signal on a carrier.

noise 1. A disturbance that affects a signal and that may distort the information carried by the signal.

2. The random variations of one or more characteristics of any entity such as voltage, current, or data.

oscillator A circuit that may be crystal controlled and is used to generate a clock frequency.

parity A technique for testing transmitting data. Typically, a binary digit is added to the data to make the

sum of all the digits of the binary data either always even (even parity) or always odd (odd parity).

Phase-locked loop (PLL)

An electronic circuit that controls an **oscillator** so that it maintains a constant phase angle relative to a reference signal.

pinouts The pin number assignment: the relation between the logical inputs and outputs of the PSoC

device and their physical counterparts in the printed circuit board (PCB) package. Pinouts involve pin numbers as a link between schematic and PCB design (both being computer generated

files) and may also involve pin names.

port A group of pins, usually eight.

Power on reset (POR)

A circuit that forces the PSoC device to reset when the voltage is lower than a pre-set level. This is a type of

hardware reset.

PSoC[®] Cypress Semiconductor's PSoC[®] is a registered trademark and Programmable System-on-

Chip™ is a trademark of Cypress.

PSoC Designer™ The software for Cypress' Programmable System-on-Chip technology.

pulse width modulator (PWM)

An output in the form of duty cycle which varies as a function of the applied measurand

RAM An acronym for random access memory. A data-storage device from which data can be read out

and new data can be written in.

register A storage device with a specific capacity, such as a bit or byte.

reset A means of bringing a system back to a know state. See hardware reset and software reset.



ROM An acronym for read only memory. A data-storage device from which data can be read out, but

new data cannot be written in.

serial 1. Pertaining to a process in which all events occur one after the other.

2. Pertaining to the sequential or consecutive occurrence of two or more related activities in a single device or

channel.

settling time The time it takes for an output signal or value to stabilize after the input has changed from one

value to another.

shift register A memory storage device that sequentially shifts a word either left or right to output a stream of

serial data.

slave device A device that allows another device to control the timing for data exchanges between two

devices. Or when devices are cascaded in width, the slave device is the one that allows another device to control the timing of data exchanges between the cascaded devices and an external

interface. The controlling device is called the master device.

SRAM An acronym for static random access memory. A memory device where you can store and

retrieve data at a high rate of speed. The term static is used because, after a value is loaded into an SRAM cell,

it remains unchanged until it is explicitly altered or until power is removed from the device.

SROM An acronym for supervisory read only memory. The SROM holds code that is used to boot the

device, calibrate circuitry, and perform Flash operations. The functions of the SROM may be

accessed in normal user code, operating from Flash.

stop bit A signal following a character or block that prepares the receiving device to receive the next

character or block.

synchronous 1. A signal whose data is not acknowledged or acted upon until the next active edge of a clock signal.

2. A system whose operation is synchronized by a clock signal.

tri-state A function whose output can adopt three states: 0, 1, and Z (high-impedance). The function does

not drive any value in the Z state and, in many respects, may be considered to be disconnected

from the rest of the circuit, allowing another output to drive the same net.

UART A UART or universal asynchronous receiver-transmitter translates between parallel bits of data

and serial bits.

user modules Pre-build, pre-tested hardware/firmware peripheral functions that take care of managing and

configuring the lower level Analog and Digital PSoC Blocks. User Modules also provide high

level API (Application Programming Interface) for the peripheral function.

user space The bank 0 space of the register map. The registers in this bank are more likely to be modified

during normal program execution and not just during initialization. Registers in bank 1 are most

likely to be modified only during the initialization phase of the program.

V_{DD} A name for a power net meaning "voltage drain." The most positive power supply signal. Usually

5 V or 3.3 V.

V_{SS} A name for a power net meaning "voltage source." The most negative power supply signal.

watchdog timer A timer that must be serviced periodically. If it is not serviced, the CPU resets after a specified

period of time.



16. Document History Page

Document Title: CY8CPLC20 Powerline Communication Solution Document Number: 001-48325				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	2571957	GHH/PYRS	09/24/08	New Datasheet
*A	2731927	GHH/HMT/ DSG	07/06/09	Added - Configurable baud rates and FSK frequencies - PLC Pod Kits for development purposes Modified - Pin information for all packages
*B	2748537	GHH	See ECN	Added Sections on 'Getting Started' and 'Document Conventions' Modified the following Electrical Parameters - FIMO6 Min: Changed from 5.75 MHz to 5.5 MHz - FIMO6 Max: Changed from 6.35 MHz to 6.5 MHz - SPIS (Maximum input clock frequency): Changed from 4.1 ns to 4.1 MHz - TWRITE (Flash Block Write Time): Changed from 40 ms to 10 ms
*C	2752799	GHH	08/17/09	Posting to external web.
*D	2759000	GHH	09/02/2009	Fixed typos in the data sheet
*E	2778970	FRE	10/05/2009	Added a table for DC POR and LVD Specifications Updated DC GPIO, AC Chip-Level, and AC Programming Specifications as follows: - Modified FIMO6, TWRITE, and Power Up IMO to Switch specifications - Added IOH, IOL, DCILO, F32K_U, TPOWERUP, TERASEALL, and SRPOWER_UP specifications Added 48-Pin QFN (Sawn) package diagram and CY8CPLC20-48LTXI and CY8CPLC20-48LTXIT part details in the Ordering Information table Updated section 4 and Tables 9-1, 9-2, and 9-3 to state the requirement to use the external crystal for PLC protocol timing Table 9-1 and Figure 9-1: Changed pins 9 and 25 from NC to RSVD Table 9-2 and Figure 9-2: Changed pins 7 and 39 from NC to RSVD Tables 9-3, 9-2, 9-3: Added explanation to Connect a 0.1 uF capacitor between XTAL_Stability and VSS. Fixed minor typos.
*F	2846686	FRE	01/12/2010	Add Table of Contents. Update copyright and Sales URLs. Update 28-Pin SSOP, 48-Pin QFN, 48-Pin QFN (Sawn Type) package diagrams Add footnote in Ordering Information table of CY8CPLC20-48LFXI stating, "Not recommended for new designs." Add capacitor description to AGND pin.
*G	2903114	NJF	04/01/2010	Updated Cypress website links Added T _{BAKETEMP} and T _{BAKETIME} parameters Updated package diagrams
*H	2938300	CGX	05/27/10	Minor ECN to post to external website
*	3114960	NJF	12/17/10	Added DC I²C Specifications table. Added F $_{32K}$ U max limit. Added Tjit_IMO specification, removed existing jitter specifications. Updated DC Analog reference tables and DC operational amplifier tables. Updated Units of Measure, Acronyms, Glossary, and References sections. Updated solder reflow specifications. No specific changes were made to AC Digital Block Specifications table and I²C Timing Diagram. They were updated for clearer understanding. Updated Figure 9-5 since the labelling for y-axis was incorrect. Removed footnote reference for "Solder Reflow Peak Temperature" table. Added the typical θ_{JC} parameter to the Thermal Impedances table. Table 7-1 and Figure 7-1: Changed pin 25 from RSVD to P0[2]. Table 7-2 and Figure 7-3: Changed pin 77 from RSVD to P0[2].
*J	3284994	SHOB	06/29/11	Updated Getting Started, Development Tools, and Designing with PSoC Designer.
*K	3707996	ADIY	08/16/2012	Removed references to obsolete documents (001-14503 and 001-55403) and added references to documents (001-71968 and 001-54416).



17. Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

17.1 Products

Automotive cypress.com/go/automotive cypress.com/go/clocks
Interface cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc

Cypress.com/go/pic

Memory

Optical & Image Sensing

PSoC

Touch Sensing

USB Controllers

Cypress.com/go/memory

cypress.com/go/image

cypress.com/go/psoc

cypress.com/go/touch

cypress.com/go/USB

cypress.com/go/Wireless

17.2 PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2008-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-48325 Rev. *K Revised August 16, 2012 Page 56 of 56