

CY7C1480BV33 CY7C1482BV33

72-Mbit (2 M × 36/4 M × 18) Pipelined Sync SRAM

Features

- Supports bus operation up to 250 MHz
- Available speed grades are 250, 200, and 167 MHz
- Registered inputs and outputs for pipelined operation
- 3.3 V core power supply
- 2.5 V/3.3 V I/O operation
- Fast clock-to-output times ❐ 3.0 ns (for 250 MHz device)
- Provide high performance 3-1-1-1 access rate
- **User selectable burst counter supporting Intel[®] Pentium[®]** interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self timed writes
- Asynchronous output enable
- Single cycle chip deselect
- CY7C1480BV33 available in JEDEC-standard Pb-free 100-pin thin quad flat pack (TQFP), Pb-free and non Pb-free 165-ball fine-pitch ball grid array (FBGA) package. CY7C1482BV33 available in non Pb-free 165-ball fine-pitch ball grid array (FBGA) package
- IEEE 1149.1 JTAG-compatible boundary scan
- "ZZ" sleep mode option

Functional Description

The CY7C1480BV33 and CY7C1482BV33 SRAM integrates $2 M \times 36/4 M \times 18$ SRAM cells with advanced synchronous peripheral circuitry and a 2-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelinin<u>g Ch</u>ip Enable (CE₁), depth-expansion Chip <u>Enab</u>les (CE₂ and CE₃), Burst Co<u>ntrol i</u>nputs (ADSC, ADSP<u>, an</u>d ADV), Write Enables ($\overline{\rm BW}_{X}$, and $\overline{\rm BWE}$), and Global Write ($\overline{\rm GW}$). Asynchronous inputs include the Output Enable (OE) and the ZZ pin.

Addresses and chip enables are registered at the rising edge of the clock when either address strobe processor (ADSP) or Address Strobe Controller (ADSC) are active. Subsequent burst addresses may be internally generated as controlled by the advance pin (ADV).

Address, data inputs, and write controls are registered on-chip to initiate a self timed write cycle.This part supports byte write operations (see sections [Pin Definitions on page 6](#page-5-0) and [Truth](#page-8-0) [Table on page 9](#page-8-0) for further details). Write cycles can be one to two or four bytes wide as controlled by the byte write control inputs. GW when active LOW causes all bytes to be written.

[The CY7C1480BV33 and CY7C1482BV33 operates from a](http://www.cypress.com/?rID=12894) +3.3 V core power supply while all outputs may operate with either a +2.5 or +3.3 V supply. All inputs and outputs are JEDEC standard JESD8-5 compatible. For best practices [recommendations, refer to the Cypress application note A](http://www.cypress.com/?rID=12894)N1064 "SRAM System Guidelines".

Selection Guide

Cypress Semiconductor Corporation • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600 Document Number: 001-15145 Rev. *H Revised May 25, 2012

Logic Block Diagram – CY7C1480BV33

Logic Block Diagram – CY7C1482BV33

Contents

Pin Configurations

Figure 1. 100-pin TQFP (14 × 20 × 1.4 mm) pinout CY7C1480BV33

Pin Configurations (continued)

CY7C1480BV33 (2 M × 36)

CY7C1482BV33 (4 M × 18)

Pin Definitions

Note

1. Applicable for TQFP package. For BGA package V_{SS} serves as ground for the core and the I/O circuitry.

Pin Definitions (continued)

Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise $(t_{\rm CO})$ is 3.0 ns (250 MHz device).

The CY7C1480BV33 and CY7C1482BV33 support secondary cache in systems using either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486™ processors. The linear burst sequence is suited for processors that use a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses may be initiated with the Processor Address Strobe (ADSP) or the Controller Address Strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte Write operations are qualified with the Byte Write Enable (BWE) and Byte Write Select (BW_X) inputs. A Global Write Enable (GW) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Selects (CE₁, CE₂, and CE₃) and an asynchronous Output Enable (OE) provide easy bank selection and output tri-state control. ADSP is ignored if CE_1 is HIGH.

Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2) CE_1 , CE_2 , CE_3 are all asserted active, $\frac{and}{.}$ (3) the write signals (GW, BWE) are all deasserted HIGH. ADSP is ignored if $CE₁$ is HIGH. The address presented to the address inputs (A) is stored into the address advancement logic and the Address Register while being presented to the memory array. The corresponding data is allowed to propagate to the input of the Output Registers. At the rising edge of the next clock the data is

allowed to propagate through the output register and onto the data bus within 3.0 ns (250 MHz device) if OE is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state; its outputs are always tri-stated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the OE signal. Consecutive single read cycles are supported. After the SRAM is deselected at clock rise by the chip select and either ADSP or ADSC signals, its output tri-states immediately.

Single Write Accesses Initiated by ADSP

This access is initiated when both of the following conditions are satisfied at clock rise: (1) ADSP is asserted LOW, and (2) CE₁, \textsf{CE}_2 , \textsf{CE}_3 are all asserted active. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The write signals $(\overline{GW}, \overline{BWE}, \overline{and} \overline{BW}_X)$ and \overline{ADV} inputs are ignored during this first cycle.

ADSP triggered write accesses require two clock cycles to complete. If GW is asserted LOW on the second clock rise, the data presented to the DQs inputs is written into the corresponding address location in the memory array. If \overline{GW} is HIGH, then the write operation is controlled by BWE and BW $_{\text{X}}$ signals.

The CY7C1480BV33 and CY7C1482BV33 provide byte write capability that is described in the section [Truth Table for](#page-9-0) [Read/Write on page 10.](#page-9-0) Asserting the Byte Write Enable input (\overline{BWE}) with the selected Byte Write $(\overline{BW_X})$ input, selectively writes to only the desired bytes. Bytes not selected during a Byte Write operation remain unaltered. A synchronous self-timed Write mechanism is provided to simplify the Write operations.

Because the CY7C1480BV33 and CY7C1482BV33 are a common I/O device, the Output Enable (OE) must be deasserted HIGH before presenting data to the DQs inputs. Doing so tri-states the output drivers. As a safety precaution, DQs are automatically tri-stated whenever a Write cycle is detected, regardless of the state of OE.

Single Write Accesses Initiated by ADSC

ADSC Write accesses are initiated when the following conditions are satisfied: (1) ADSC is asserted LOW, (2) ADSP is deasserted HIGH, (3) CE_1 , CE_2 , CE_3 are all asserted active, and (4) the appropriate combination of the Write inputs (GW, BWE, and $\overline{BW_x}$) are asserted active to conduct a Write to the desired byte. ADSC-triggered Write accesses require a single clock cycle to complete. The address presented to A is loaded into the address register and the address advancement logic when being delivered to the memory array. The ADV input is ignored during this cycle. If a global Write is conducted, the data presented to the DQs is written into the corresponding address location in the memory core. If a Byte Write is conducted, only the selected bytes are written. Bytes not selected during a Byte Write operation remain unaltered. A synchronous self-timed Write mechanism is provided to simplify the Write operations.

Because the CY7C1480BV33 and CY7C1482BV33 are a common I/O device, the Output Enable (OE) must be deasserted HIGH before presenting data to the DQs inputs. Doing so tri-states the output drivers. As a safety precaution, DQs are automatically tri-stated whenever a Write cycle is detected, regardless of the state of OE.

Burst Sequences

The CY7C1480BV33 and CY7C1482BV33 provide a 2-bit wraparound counter, fed by A1:A0, that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input.

Asserting ADV LOW at clock rise automatically increments the burst counter to the next address in the burst sequence. Both Read and Write burst operations are supported.

Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. When in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid, and the completion of the operation is not guaranteed. The device must be deselected before entering the "sleep" mode. CE_1 , CE_2 , CE_3 , ADSP, and ADSC must remain inactive for the duration of t_{ZZRFC} after the ZZ input returns LOW.

Interleaved Burst Address Table

(MODE = Floating or V_{DD})

Linear Burst Address Table

(MODE = GND)

ZZ Mode Electrical Characteristics

Truth Table

The truth table for CY7C1480BV33 and CY7C1482BV33 follows. [[2,](#page-8-1) [3,](#page-8-2) [4,](#page-8-3) [5,](#page-8-4) [6\]](#page-8-5)

-
- **Notes**
2. <u>X = Do</u> Not Care, H = Logic HIGH, L = Logic LOW.
3. WRITE = L when any one or more Byte Write enable si<u>gnal</u>s and <mark>BWE</mark> = L or GW = L. WRITE = H when all Byte write enable signals, BWE, GW = H.
-
- 4. The DQ pins are controlled by the current cycl<u>e and</u> the OE signal. OE is asynchronous an<u>d is not sampled</u> with the clock.
5. <u>The S</u>RAM always initiates a r<u>ead cy</u>cle when ADS<u>P i</u>s asserted, regardless of the sta the remainder of the write cycle.
- 6. OE is asynchronous and is not sampled with the clock rise. It is masked inter<u>nall</u>y during write cycles. During a read cycle all data bits are tri-state when OE is inactive
or when the device is deselected, and all d

Truth Table for Read/Write

The read/write truth table for CY7C1480BV33 follows. [[7\]](#page-9-2)

Truth Table for Read/Write

The read/write truth table for CY7C1482BV33 follows.[\[7](#page-9-2)]

Note

7. BWx represents any byte write signal BW[0..3].To enable any byte write BWx, a Logic LOW signal must be applied at clock rise. Any number of bye writes can be enabled at the same time for any write.

IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1480BV33 and CY7C1482BV33 incorporate a serial boundary scan test access port (TAP). This port operates in accordance with IEEE Standard 1149.1-1990 but does not have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note that the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC-standard 3.3 V or 2.5 V I/O logic levels.

The CY7C1480BV33 and CY7C1482BV33 contain a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, tie TCK LOW (V_{SS}) to prevent device clocking. TDI and TMS are internally pulled up and may be unconnected. They may alternatively be connected to V_{DD} through a pull-up resistor. TDO must be left unconnected. At power-up, the device comes up in a reset state, which does not interfere with the operation of the device.

The 0/1 next to each state represents the value of TMS at the rising edge of TCK.

Test Access Port (TAP)

Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test Mode Select (TMS)

The TMS input gives commands to the TAP controller and is sampled on the rising edge of TCK. Leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

Test Data-In (TDI)

The TDI ball serially inputs information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information about loading the instruction register, see the [TAP Controller State Diagram on](#page-12-0) [page 13.](#page-12-0) TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register.

Test Data-Out (TDO)

The TDO output ball serially clocks data-out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

Performing a TAP Reset

Perform a RESET by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a High Z state.

TAP Registers

Registers are connected between the TDI and TDO balls and enable data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the [TAP Controller Block Diagram on](#page-13-0) [page 14](#page-13-0). At power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state, as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to enable fault isolation of the board-level serial test data path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This enables data to be shifted through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM. The x36 configuration has a 73-bit-long register, and the x18 configuration has a 54-bit-long register.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the section [Identification Register](#page-16-0) [Definitions on page 17](#page-16-0).

TAP Instruction Set

Overview

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in [Identification](#page-16-2) [Codes on page 17](#page-16-2). Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in detail in this section.

The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented.

The TAP controller cannot be used to load address data or control signals into the SRAM and cannot preload the I/O buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather, it performs a capture of the I/O ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction after it is shifted in, the TAP controller must be moved into the Update-IR state.

EXTEST

EXTEST is a mandatory 1149.1 instruction, which must be executed whenever the instruction register is loaded with all zeros. EXTEST is not implemented in this SRAM TAP controller, and therefore this device is not compliant to 1149.1. The TAP controller does recognize an all-zero instruction.

When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a High Z state.

IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and enables the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register at power-up or whenever the TAP controller is in a test logic reset state.

SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High Z state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. The PRELOAD portion of this instruction is not implemented, so the device TAP controller is not fully 1149.1 compliant.

When the SAMPLE/PRELOAD instruction is loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and bidirectional balls is captured in the boundary scan register.

Be aware that the TAP controller clock can only operate at a frequency up to 10 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output may undergo a transition. The TAP may then try to capture a signal when in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that may be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold time (t_{CS} plus t_{CH}).

The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CLK captured in the boundary scan register.

After the data is captured, the data is shifted out by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO balls.

Note that because the PRELOAD part of the command is not implemented, putting the TAP to the Update-DR state when performing a SAMPLE/PRELOAD instruction has the same effect as the Pause-DR command.

BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.

TAP Controller State Diagram

TAP Controller Block Diagram

3.3 V TAP AC Test Conditions

3.3 V TAP AC Output Load Equivalent

2.5 V TAP AC Test Conditions

2.5 V TAP AC Output Load Equivalent

TAP DC Electrical Characteristics and Operating Conditions

(0 °C < T_A < +70 °C; V_{DD} = 3.135 to 3.6 V unless otherwise noted)

TAP AC Switching Characteristics

Over the Operating Range

TAP Timing

Notes 9. t_{CS} and t_{CH} refer to the setup and hold time requirements of latching data from the boundary scan register.
10. Test conditions are specified using the load in TAP AC Test Conditions. t_R/t_F = 1 ns.

Identification Register Definitions

Scan Register Sizes

Identification Codes

Boundary Scan Exit Order

(2 M × 36)

Boundary Scan Exit Order

 $(4 M × 18)$

Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Operating Range

Electrical Characteristics

Over the Operating Range

Notes

11. Overshoot: V_{IH(AC)} < V_{DD} + 1.5 V (Pulse width less than t_{CYC}/2). Undershoot: V_{IL(AC)} > –2 V (Pulse width less than t_{CYC}/2).
12. Power-up: Assumes a linear ramp from 0V to V_{DD(min)} within 200 ms. During thi

Electrical Characteristics (continued)

Over the Operating Range

Capacitance

Thermal Resistance

AC Test Loads and Waveforms

Figure 4. AC Test Loads and Waveforms

3.3 V I/O Test Load

2.5 V I/O Test Load

Switching Characteristics

Over the Operating Range

Notes

- 15. Timing reference level is 1.5 V when $V_{DDQ} = 3.3$ V and is 1.25 V when $V_{DDQ} = 2.5$ V.
- 16. Test conditions shown in (a) of [Figure 4 on page 22](#page-21-1) unless otherwise noted.
- 17. This part has an internal voltage regulator; t_{POWER} is the time that the power needs to be supplied above V_{DD(minimum)} initially before a read or write operation can be initiated.

18. t_{CHZ} , t_{CLZ} , t_{OELZ} , and t_{OEHZ} are specified with AC test conditions shown in part (b) of [Figure 4 on page 22.](#page-21-1) Transition is measured ±200 mV from steady-state voltage.
19. At any supplied volt high Z before low Z under the same system conditions.

20. This parameter is sampled and not 100% tested.

Switching Waveforms

Figure 3. Read Cycle Timing [\[21](#page-23-1)]

Note

21. On this diagram, when CE is LOW: CE₁ is LOW, CE₂ is HIGH, and CE₃ is LOW. When CE is HIGH: CE₁ is HIGH, CE₂ is LOW, or CE₃ is HIGH.

Switching Waveforms (continued)

Figure 4. Write Cycle Timing [[22,](#page-24-0) [23\]](#page-24-1)

Notes

22. On this diagram, when CE is LOW: CE₁ i<u>s L</u>OW, CE₂ is H<u>IGH,</u> and C<u>E₃ is</u> LOW. Whe<u>n C</u>E is HIGH: CE₁ is HIGH, CE₂ is LOW, or CE₃ is HIGH.
23. Full width write can be initiated by either GW LOW; or by GW H

Switching Waveforms (continued)

Figure 5. Read/Write Cycle Timing [[24,](#page-25-0) [25,](#page-25-1) [26\]](#page-25-2)

Notes
24. On this diagram, when CE is LOW: CE₁ is LOW, CE₂ is HIGH, and CE₃ is LOW. When CE is HIGH<u>: CE₁ is HIGH,</u> CE₂ is LOW, or CE₃ is HIGH.
25. <u>The</u> data bus (Q) remains in high Z following a write cycle,

26. GW is HIGH.

Switching Waveforms (continued)

Notes

27. Device must be deselected when entering ZZ mode. See the section [Truth Table on page 9](#page-8-0) for all possible signal conditions to deselect the device. 28. DQs are in High Z when exiting ZZ sleep mode.

Ordering Information

[Table 1](#page-27-2) [lists the key package features and ordering codes. The table contains only the parts that are currently available. If you do not](http://www.cypress.com) [see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at](http://www.cypress.com) www.cypress.com [and refer to the product summary page at h](http://www.cypress.com/products)ttp://www.cypress.com/products.

Ordering Code Definitions

Package Diagrams

Figure 7. 100-pin TQFP (14 × 20 × 1.4 mm) A100RA Package Outline, 51-85050

51-85050 *D

Package Diagrams (continued)

Figure 8. 165-ball FBGA (15 × 17 × 1.4 mm) (0.45 Ball Diameter) Package Outline, 51-85165

NOTES:
SOLDER PAD TYPE: SOLDER MASK DEFINED (SMD)
PACKAGE WEIGHT: 0.60g
JEDEC REFERENCE: MO-216 / ISSUE E
PACKAGE CODES: BB0AA / BW0AG

51-85165 *D

Acronyms Document Conventions

Units of Measure

Document History Page

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](http://www.cypress.com/go/locations).

[Products](http://www.cypress.com/go/products)

[PSoC Solutions](http://www.cypress.com/?id=1353)

[psoc.cypress.com/solutions](http://www.cypress.com/?id=1353) [PSoC 1](http://www.cypress.com/?id=1573) [| PSoC 3](http://www.cypress.com/?id=2232) [| PSoC 5](http://www.cypress.com/?id=2233)

© Cypress Semiconductor Corporation, 2007-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as
critical components application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of,
and compile the Cypr integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-15145 Rev. *H Revised May 25, 2012 Page 33 of 33

i486 is a trademark and Intel and Pentium are registered trademarks of Intel Corporation. All products and company names mentioned in this document may be the trademarks of their respective holders.