

CYWB0124AB, CYWB0125AB

West Bridge[®] Antioch[™] USB/Mass Storage Peripheral Controller


Features

- SLIM[™] architecture, enabling simultaneous and independent data paths between processor and USB, and between USB and mass storage
- High speed USB at 480 Mbps
 - □ USB-2.0 compliant
 - □ Integrated USB 2.0 transceiver, smart serial interface engine
 - □ 16 programmable endpoints
- Mass storage device support
 - □ MMC/MMC+/SD/CE-ATA
 - □ NAND flash: x8 or x16, SLC
 - □ Full NAND management (ECC, wear leveling)
- Memory mapped interface to main processor
- DMA slave support
- Supports Microsoft[®] media transfer protocol (MTP) with optimized data throughput
- Ultra low power, 1.8 V core operation
- Low power modes
- Small footprint, 6 x 6 mm VFBGA, and less than 4 x 4 mm WLCSP
- Selectable clock input frequencies
 - □ 19.2 MHz, 24 MHz, 26 MHz, and 48 MHz

Applications

- Cellular phones
- Portable media players
- Personal digital assistants
- Digital cameras
- Portable video recorder

Logic Block Diagram




Cypress Semiconductor Corporation
Document Number: 001-07978 Rev. *K

198 Champion Court

San JoseCA 95134-1709

408-943-2600

Revised March 16, 2012





Contents

Functional Overview	3
SLIM™ Architecture	3
Turbo-MTP Support	3
8051 Microprocessor	3
Configuration and Status Registers	3
Processor Interface (P-port)	3
USB Interface (U-Port)	3
Mass Storage Support (S-Port)	3
Clocking	
Power Domains	5
Power Modes	5
Antioch in WLCSP	6
Absolute Maximum Ratings	12
Operating Conditions	12
DC Characteristics	
USB Transceiver	
AC Characteristics	14

USD Hallsceiver	1 4
P-Port Interface	14
SD/MMC Parameters	21
Reset and Standby Timing Parameters	22
Ordering Information	23
Ordering Code Definitions	23
Package Diagrams	
Acronyms	25
Document Conventions	25
Units of Measure	25
Document History Page	26
Sales, Solutions, and Legal Information	29
Worldwide Sales and Design Support	29
Products	
PSoC Solutions	29
Products	



Functional Overview

SLIM™ Architecture

The Simultaneous Link to Independent Multimedia (SLIM) architecture allows three different interfaces (the P-port, the S-port, and the U-port) to connect to one another independently.

With this architecture, using AntiochTM to connect a device to a PC through an USB does not disturb the functions of the device. It still accesses mass storage at the same time the PC is synchronizing with the main processor.

The SLIM architecture enables new usage models, in which a PC accesses a mass storage device independent of the main processor, or enumerates access to both the mass storage and the main processor at the same time.

In a handset, this typically enables the user to use the phone as a thumb drive or download media files to the phone while still having full functionality available on the phone. The same phone even functions as a modem to connect the PC to the web.

Turbo-MTP Support

Turbo-MTP is an implementation of Microsoft's Media Transfer Protocol (MTP) enabled by West Bridge® Antioch™. In the current generation of MTP-enabled mobile phones, all protocol packets need to be handled by the main processor. West Bridge Turbo-MTP switches these packet types and sends only control packets to the processor, while data payloads are written directly to mass storage. This brings the high performance of West Bridge to MTP. For more information on Turbo-MTP, refer to the application note AN48864 "Performance Optimization by West Bridge Controllers with Turbo-MTP".

8051 Microprocessor

The 8051 microprocessor embedded in Antioch does basic transaction management for all the transactions between the P-port, the S-port, and the U-port. The 8051 does not reside in the data path; it manages the path. The data path is optimized for performance. The 8051 executes firmware that supports NAND, SD, and MMC devices at the S-port. For the NAND device, the 8051 firmware follows the Smart Media algorithm to support:

- Physical to Logical Management
- **■** ECC Correction
- Wear Leveling
- NAND Flash Bad Block Handling

Configuration and Status Registers

The West Bridge Antioch device includes Configuration and Status registers that are accessible as memory mapped registers through the processor interface. The Configuration registers allow the system to specify certain behavior from Antioch. For example, it masks certain Status registers from raising an interrupt. The Status registers convey the status of different parameters of Antioch, such as the addresses of buffers for read operations.

Processor Interface (P-port)

Communication with the external processor is realized through a dedicated processor interface. This interface supports both synchronous and asynchronous SRAM mapped memory accesses. This ensures straightforward electrical communications with the processor that also has other devices connected on a shared memory bus. Asynchronous accesses reach a bandwidth of up to 66.7 MBps. Synchronous accesses are performed at 33 MHz across 16 bits for up to 66.7 MBps bandwidth.

The memory address is decoded to access any of the multiple endpoint buffers inside Antioch. These endpoints serve as buffers for data between each pair of ports, for example, between the processor port and the USB port. The processor writes and reads into these buffers through the memory interface.

Access to these buffers is controlled by using either a DMA protocol or an interrupt to the main processor. These two modes are configured by the external processor.

As a DMA slave, Antioch generates a DMA request signal to signify to the main processor that it is ready to read from or write to a specific buffer. The external processor monitors this signal and polls Antioch for the specific buffers ready for read or write. It then performs the appropriate read or write operations on the buffer through the processor interface. This way, the external processor only deals with the buffers to access a multitude of storage devices connected to Antioch.

In the Interrupt mode, Antioch communicates important buffer status changes to the external processor using an interrupt signal. The external processor then polls Antioch for the specific buffers ready for read or write and performs the appropriate read or write operations through the processor interface.

USB Interface (U-Port)

In accordance with the USB 2.0 specification, Antioch operates in Full Speed USB mode in addition to High Speed USB mode. The USB interface consists of the USB transceiver. The USB interface accesses and also is accessed by both the P-port and the S-port.

The Antioch USB interface supports programmable CONTROL/BULK/INTERRUPT/ISOCHRONOUS endpoints.

Mass Storage Support (S-Port)

The S-port is configured in two different modes, either simultaneously supporting an SD/MMC+ port and a x8 NAND port or supporting a unique x16 NAND access port. The NANDCFG Ball is used to set the configuration of the S-port as either 16-bit NAND or 8-bit NAND and SD/MMC. The 16-bit interface is only used when there is no other mass storage device connected to the S-port. Note that in the WLCSP option, the S-port is not configurable; it only supports a single SD/MMC+port with no NAND port.

Antioch also includes two chip enables, NAND_CE# and NAND_CE2#, that enable to access two different NANDs alternately.



NAND Port (S-Port)

Antioch, as part of its mass storage management functions, fully manages a NAND device. The embedded 8051 manages the actual reading and writing of the NAND along with its required protocols. It performs standard NAND management functions such as ECC and wear leveling.

SLC NAND devices are supported on all devices in the Antioch family. The write performance for connecting to a single SLC NAND is up to 9 MBps, while read performance is up to 13 MBps.

SD/MMC/CE-ATA Port (S-Port)

When Antioch is configured through NANDCFG to support MMC/SD/CE-ATA, this interface supports:

- The MultiMediaCard System Specification, MMCA Technical Committee, Version 4.1
- SD Memory Card Specification Part 1, Physical Layer Specification, SD Group, Version 1.10, October 15, 2004, and Version 2.0, November 9, 2005
- CE-ATA Digital Protocol, Rev 1.1, 28 September, 2005 and CE-ATA Host Design Guidance, Rev 1.0, 29 September, 2005

West Bridge Antioch provides support for 1-bit and 4-bit SD cards: 1-bit, 4-bit, and 8-bit MMC, and MMC+. For the SD, MMC/MMC Plus card, this block supports one card for one physical bus interface.

Antioch supports SD commands including the multisector program command that is handled by the API.

Compatibility with specific CE-ATA HDD is subject to confirmation with drive vendors.

Clocking


Antioch allows either to connect a crystal between the XTALIN and XTALOUT balls or connect an external clock at the XTALIN ball. The power supply level at the crystal supply XVDDQ determines whether a crystal or a clock is provided. If XVDDQ is detected as 1.8 V, Antioch assumes that a clock input is provided. This clock input must be a 1.8 V square wave. To connect a crystal, XVDDQ must be 3.3 V. Note that the clock inputs at 3.3 V level are not supported.

CYWB0124AB supports crystals only at 19.2, 24, and 26 MHz. At 48 MHz, only clock inputs are supported. Clock inputs are supported at all frequencies.

Antioch has an on-chip oscillator circuit that uses an external 19.2/24/26 MHz (±150 ppm) crystal with the following characteristics:

- Parallel resonant
- Fundamental mode
- 1 mW drive level
- 12 pF (5% tolerance) load capacitors^[1]

Figure 1. Capacitor



12 pF capacitor values assumes a trace capacitance of 3 pF per side on a four-layer FR4 PCA

Table 1. External Clock Requirements

Parameter	Description	Specif	ication	Unit
Parameter	Description	Min	Max	Unit
PN_100Hz	Input Phase Noise at 100 Hz Offset		-75	dBc/Hz
PN_1k	Input Phase Noise at 1 kHz Offset		-104	dBc/Hz
PN_10k	Input Phase Noise at 10 kHz Offset		-120	dBc/Hz
PN_100k	Input Phase Noise at 100 kHz Offset		-128	dBc/Hz
PN_1M	Input Phase Noise at 1 MHz Offset		-130	dBc/Hz
	Duty Cycle	30	70	%
	Maximum Frequency Deviation		150	ppm
	Overshoot		3	%
	Undershoot		-3	%

Note

Document Number: 001-07978 Rev. *K

^{1.} Specified as typical for 24 MHz frequency. Load capacitance varies with crystal vendor specifications and frequency used.



This on-chip PLL multiplies the 19.2/24/26/48 MHz frequency up to 480 MHz, as required by the transceiver/PHY. The internal counters divide it down for use as the 8051 clock. The 8051 clock frequency is 48 MHz. The XTALIN frequency is independent of the clock/data rate of the 8051 microprocessor or any of the device interfaces (including P-port and S-port). The internal PLL applies the proper clock multiply option depending on the input frequency.

For applications that use an external clock source to drive XTALIN, the XTALOUT Ball is left floating. The external clock is a square wave that conforms to high and low voltage levels mentioned in Table 3 on page 12 and the rise and fall time specifications in Figure 18 on page 23. The external clock source also stops high or low and is not toggling to achieve the lowest possible current consumption. The requirements for an external clock source are shown in Table 4 on page 13.

Power Domains

Antioch has multiple power domains that serve different purposes within the chip.

***VDDQ**. This refers to a group of five independent supply domains for the digital I/Os. The nominal voltage level on these supplies are 1.8 V, 2.5 V, or 3.3 V. Specifically, the four separate I/O power domains are:

- PVDDQ P-port processor interface I/O
- SNVDDQ S-port NAND interface I/O
- SSVDDQ S-port SD interface I/O
- GVDDQ Other miscellaneous I/O

UVDDQ. This is the 3.3 V nominal supply for the USB I/O and some analog circuits. It also supplies power to the USB transceiver.


VDD33. This supply is required for the power sequence control circuits. For more information, see Table 2 on page 7.

 ${
m V_{DD}}$. This is the supply voltage for the logic core. The nominal supply voltage level is 1.8 V. This supplies the core logic circuits. The same supply is also used for AVDDQ.

AVDDQ. This is the 1.8 V supply for PLL and USB serializer analog components. The same supply is also used for V_{DD} . Maximum permitted noise on AVDDQ is 20 mV p-p.

XVDDQ. This is the clock I/O supply. 3.3 V for XTAL or 1.8 V for an external clock.

Figure 2. Antioch Power Supply Domains



Noise guideline for all supplies except AVDDQ is a maximum of 100 mV p-p. All I/O supplies of Antioch are ON when a system is active, even if Antioch is not used. The core V_{DD} is also deactivated at any time to preserve power, provided that there is a minimum impedance of 1 k Ω between the V_{DD} Ball and ground. All I/Os tri-state when the core is disabled.

Power Supply Sequence

The power supplies are independently sequenced without damaging the part. All power supplies are up and stable before the device operates. If all supplies are not stable, the remaining domains are in low power (standby) mode.

Flexible I/Os

Each of Antioch's ports operate between 1.8 V and 3.3 V with adjustable slew rate for each port and adjustable drive strength for each port for the I/Os. The slew rate and drive strength are controlled by registers.

Power Modes

In addition to the normal operating mode, Antioch contains several low power modes when normal operation is not required.

Normal Mode

In this mode, Antioch is fully functional. This is the mode in which the data transfer functions described in this datasheet are performed.

Suspend Mode

This mode is entered internally by 8051 (external processor only initiates entry into this mode through Mailbox commands). This mode is exited by the D+ bus going low, GPIO[0] going to a predetermined state, or by asserting CE# LOW.

In Suspend mode of Antioch:

- The clocks are shut off.
- All I/Os maintain their previous state.
- Core power supply are retained.
- The states of the Configuration registers, endpoint buffers, and the program RAM are maintained. All transactions are completed before Antioch enters Suspend mode (state of outstanding transactions are not preserved).
- The firmware resumes its operation from where it has suspended, because the program counter is not reset.
- The only inputs that are sensed are RESET#, GPIO[0], D+, and CE#. The last three are wakeup sources (each is individually enabled or disabled).
- Hard reset is performed by asserting the RESET# input and Antioch performs initialization.



Standby Mode

Standby mode is a low power state. This is the lowest power mode of Antioch while still maintaining external supply levels. This mode is entered through the deassertion of the WAKEUP input ball or through internal register settings. It is exited by asserting the WAKEUP Ball if the mode is entered by deasserting the WAKEUP Ball. Exiting Standby mode is also accomplished by asserting CE# LOW or processor writes to Internal registers.

In this mode, the following characteristics apply:

- All Configuration register settings and program RAM contents are preserved. However, data in the buffers or other parts of the data path, if any, is not guaranteed in values. Therefore, the external processor ensures that the required data is read before Antioch is moved into this Standby mode.
 - ☐ The program counter is reset upon waking up from Standby mode.
 - □ All outputs are tri-stated (except UVALID), and I/O is placed in input only configuration. Values of I/Os in Standby mode are listed in the Table 2 on page 7.
 - □ Core power supply is retained.
 - Hard reset is performed by asserting the RESET# input, and Antioch performs initialization.
 - □ PLL is disabled.

Core Power Down Mode

The core power supply V_{DD} is powered down in this mode. AVDDQ is tied to the same supply as V_{DD} and as a result, is also powered down. The endpoint buffers, configuration registers, and the program RAM do not maintain state. It is necessary to reload the firmware upon exiting from this mode. It is required that all VDDQ power supplies (except AVDDQ) are on and not powered down in this mode. VDD33 must remain ON and the requirement of a minimum impedance of 1 k Ω between the V_{DD} ball and ground remains unchanged.

In the WLCSP option, AVDDQ is internally tied to XVDDQ. As a result, the clock input at XTALIN must be brought to a steady LOW level before entry into Core Power Down mode.

Antioch in WLCSP

Antioch is available in a Wafer Level Chip Scale Package (WLCSP) with 81 balls. The WLCSP differs from the VFBGA in the following ways:

- The XTALIN input only accepts clock inputs and no crystals. The XTALOUT ball and the XVDDQ power domain do not exist in this package. The XVDDQ power domain is internally combined with AVDDQ.
- Since AVDDQ and as a result, XVDDQ, are OFF in the Core Power Down mode, the clock input at XTALIN must be brought to a steady LOW level before entry into Core Power Down mode.
- NAND functionality is not available. SNVDDQ does not exist as a separate power domain. It is internally combined with SSVDDQ.
- The P-port CLK ball and the P-port synchronous mode operation are not available. The P-port is operated only in asynchronous mode.
- GVDDQ is not a separate power domain in the WLCSP package. It is internally combined with PVDDQ.
- Availability of specific signals on the WLCSP option is detailed in Table 2 on page 7.



The Ball Assignment table for CYWB0124AB, CYWB0125AB follows. [2, 3, 4]

Table 2. Ball Assignment

	VFBGA	WLCSP	Ball Name	I/O	Ball Description	Standby	Reset ^[5]	Power Domain	
	J2	N/A	CLK	ı	Clock for P-port	-	-		
	G1	G8	CE#	- 1	Chip Select for P-port. Active LOW	-	-		
	H3	J6	A[7]	1	Bit 7 of Address Bus for P-port	-	-		
	H2	J7	A[6]	- 1	Bit 6 of Address Bus for P-port	-	-		
	H1	J8	A[5]	- 1	Bit 5 of Address Bus for P-port	-	-		
	J3	H6	A[4]	1	Bit 4 of Address Bus for P-port	-	-		
	J1	H7	A[3]	1	Bit 3 of Address Bus for P-port	-	-		
	K3	J9	A[2]	1	Bit 2 of Address Bus for P-port	-	-		
	K2	H8	A[1]	I	Bit 1 of Address Bus for P-port	-	-		
	K1	H9	A[0]	1	Bit 0 of Address Bus for P-port	-	-		
	G2	G9	DQ[15]	I/O	Bit 15 of Data Bus for P-port	Z	Z		
	G3	G7	DQ[14]	I/O	Bit 14 of Data Bus for P-port	Z	Z		
	F1	F8	DQ[13]	I/O	Bit 13 of Data Bus for P-port	Z	Z		
	F2	F9	DQ[12]	I/O	Bit 12 of Data Bus for P-port	Z	Z		
	F3	F7	DQ[11]	I/O	Bit 11 of Data Bus for P-port	Z	Z		
	E1	E9	DQ[10]	I/O	Bit 10 of Data Bus for P-port	Z	Z		
	E2	E8	DQ[9]	I/O	Bit 9 of Data Bus for P-port	Z	Z		
	E3	E7	DQ[8]	I/O	Bit 8 of Data Bus for P-port	Z	Z		
	D1	D9	DQ[7]	I/O	Bit 7 of Data Bus for P-port	Z	Z		
	D2	D8	DQ[6]	I/O	Bit 6 of Data Bus for P-port	Z	Z		
P Port	D3	D7	DQ[5]	I/O	Bit 5 of Data Bus for P-port	Z	Z	PVDDQ	
P Port	C1	C9	DQ[4]	I/O	Bit 4 of Data Bus for P-port	Z	Z	VGND	
	C2	C8	DQ[3]	I/O	Bit 3 of Data Bus for P-port	Z	Z		
	C3	C7	DQ[2]	I/O	Bit 2 of Data Bus for P-port	Z	Z		
	B1	B9	DQ[1]	I/O	Bit 1 of Data Bus for P-port	Z	Z		
	B2	B8	DQ[0]	I/O	Bit 0 of Data Bus for P-port	Z	Z		
	A1	A9	ADV#	ı	Address Valid for P-port. Valid during asynchronous mode. ADV# deassertion causes to latch the address.	-	-		
	В3	A8	OE#	1	Output Enable. Controls the data bus output drive. Ignored during write cycle. Active LOW.	-	-		
	A2	B7	WE#	I	Write Enable. Signals a read (HIGH) or write (LOW) access cycle.	-	-		
	A3	A7	INT#	0	Interrupt Request. Assertion indicates that an interrupt event has occurred. Active LOW.	Z	Z		
	A4	C6	DRQ#	0	DMA Request. Assertion indicates to Processor that it is ready to read or write one or more endpoints. It reflects register CY_AN_MEM_P0_DRQ EPnDRQ assertions. Active LOW or HIGH (programmable).	Z	Z		
	B4	C5	DACK#	I	DMA Acknowledgement. Assertion indicates DMA acknowledgement from processor. Is configured in ACK mode (asserted throughout DMA transfer) or EOB mode (pulsed at end of DMA transfer). Active LOW or HIGH (programmable).	-	-		

Notes

- Unused inputs: Must be connected to HIGH/V_{DD} or LOW/GND (negligible difference in current drawn) logic level, through a single 10 K pull-up resistor. The only exceptions are WAKEUP, NANDCFG and CLK. WAKEUP is tied HIGH for normal operation and NANDCFG is tied LOW for unused NAND with SD or tied HIGH for 16-bit NAND with no SD. CLK is tied LOW for asynchronous P-port operation.
 Unused I/Os: For lowest leakage, unused I/Os must be connected to a HIGH logic level. It is recommended that connection to the power supply is through a single 10k ohm pull-up resistor for all unused I/Os.
- No Antioch balls have internal pull-up or pull-down resistors. Input/output balls may require external pull-up or pull-down resistors depending on the application. The pull-up resistors used to indicate speed capability on the USB are included in Antioch and need not be connected externally.
- The Reset column indicates the state of signals during reset (RESET# asserted). The Standby column indicates signal state during Standby (low power operating mode through WAKEUP deassertion) or core V_{DD} deactivation.



Table 2. Ball Assignment (continued)

	VFBGA WLCSP Ball Name		I/O	Ball Description	Standby	Reset ^[5]	Power Domain			
			SD and 8-bit NAND Configuration	16-bit NAND Configuration						
	G9	H2	SD_D[7]	NAND_IO[15]	I/O	Serve as SD_D[7] for SD port or NAND_IO[15] for NAND Upper I/O port depending on NANDCFG selection. NAND configuration is not available in WLCSP.	Z	Z		
	G10	H1	SD_D[6]	NAND_IO[14]	I/O	Serve as SD_D[6] for SD port or NAND_IO[14] for NAND Upper I/O port depending on NANDCFG selection. NAND configuration is not available in WLCSP.	Z	Z	l	
	F9	G3	SD_D[5]	NAND_IO[13]	I/O	Serve as SD_D[5] for SD port or NAND_IO[13] for NAND Upper I/O port depending on NANDCFG selection. NAND configuration is not available in WLCSP.	Z	Z		
	F10	G2	SD_D[4]	NAND_IO[12]	I/O	Serve as SD_D[4] for SD port or NAND_IO[12] for NAND Upper I/O port depending on NANDCFG selection. NAND configuration is not available in WLCSP.	Z	Z		
	E9	F2	SD_D[3]	NAND_IO[11]	I/O	Serve as SD_D[3] for SD port or NAND_IO[11] for NAND Upper I/O port depending on NANDCFG selection. NAND configuration is not available in WLCSP.	Z	Z		
	E10	E3	SD_D[2]	NAND_IO[10]	I/O	Serve as SD_D[2] for SD port or NAND_IO[10] for NAND Upper I/O port depending on NANDCFG selection. NAND configuration is not available in WLCSP.	Z	Z	SSVDDQ VGND	
	D9	E2	SD_D[1]	NAND_IO[9]	I/O	Serve as SD_D[1] for SD port or NAND_IO[9] for NAND Upper I/O port depending on NANDCFG selection. NAND configuration is not available in WLCSP.	Z	Z		
S Port	D10	E1	SD_D[0]	NAND_IO[8]	I/O	Serve as SD_D[0] for SD port or NAND_IO[8] for NAND Upper I/O port depending on NANDCFG selection. NAND configuration is not available in WLCSP.	Z	Z		
	F8	G1	SD_CLK	N/A	0	Clock output for the SD interface. Frequency is changed and clock is disabled through firmware control.	Z	Z		
	G8	H3	SD_CMD	N/A	I/O	SD Command/Response Ball.	Z	Z		
	H8	G4	SD_POW	N/A	0	SD Power Control. This GPIO is used to control SD/MMC card power FET if present. HIGH indicates on, LOW indicates off.	Z	Z		
	H10	D1	SD_WP	N/A	ı	SD Write Protection Detection. Connected to GPIO for firmware detection. HIGH indicates that the device connected to the SD port has write protect enabled.	-	-		
	K7	N/A	NAND_IO[7]	NAND_IO[7]	I/O	NAND_IO[7] for NAND Upper I/O port	Z	Z		
	K8	N/A	NAND_IO[6]	NAND_IO[6]	I/O	NAND_IO[6] for NAND Upper I/O port				
	J8	N/A	NAND_IO[5]	NAND_IO[5]	I/O	NAND_IO[5] for NAND Upper I/O port				
	K9	N/A	NAND_IO[4]	NAND_IO[4]	1/0	NAND_IO[4] for NAND Upper I/O port				
	J9 H9	N/A N/A	NAND_IO[3] NAND_IO[2]	NAND_IO[3] NAND_IO[2]	I/O	NAND_IO[3] for NAND Upper I/O port NAND_IO[2] for NAND Upper I/O port		1		
	K10	N/A N/A	NAND_IO[2]	NAND IO[2]	I/O	NAND_IO[1] for NAND Upper I/O port	-	-		
	J10	N/A	NAND_IO[1]		1/0	NAND_IO[0] for NAND Upper I/O port		 		
	K6	N/A	NAND_CLE	NAND_CLE	0	NAND Command Latch Enable ^[6]	Z	Z	SNADDO	
	J6	N/A	NAND_ALE	NAND_ALE	0	NAND Address Latch Enable [6]	Z	Z	SNVDDQ VGND	
	J5	N/A	NAND CE#	NAND_CE#	0	NAND Chip Enable. Active LOW. [6]	Z	Z		
	K4	N/A	NAND_RE#	NAND_RE#	0	NAND Read Enable. Active LOW.	Z	Z		
	H6	N/A	NAND_WE#	NAND_WE#	0	NAND Write Enable. Active LOW.	Z	Z		
	J7	N/A	NAND_WP#	NAND_WP#	0	NAND Write Protect. Active LOW. ^[6]	Z	Z		
	J4	N/A	NAND_R/B#	NAND_R/B#	ı	NAND Ready/Busy. NAND output is Open Drain. Active LOW.	-	-		
	K5	N/A	NAND_CE2#	NAND_CE2#	0	NAND Chip Enable 2. Allows to access the second NAND device. Active LOW. ^[6]	Z	Z		

Note
6. The NAND_CE#, NAND_CE2#,NAND_WP#, NAND_CLE, and NAND_ALE pins are used as General Purpose Outputs if NAND functionality is not used.



Table 2. Ball Assignment (continued)

	VFBGA	WLCSP	Ball Name	I/O	Ball Description	Standby	Reset ^[5]	Power Domain	
	A5	A4	D+	I/O/Z	USB D+	Z	Z		
II-nort	A6	A5	D-	I/O/Z	USB D-	Z	Z	UVDDQ	
U-port	A7	B4	UVALID	0	External USB Switch Control. Reflects value of register CY_AN_MEM_PMU_UPDATE.UVALID.		Low	UVSSQ	
	A8	A2	XTALIN	I	Input for either crystal or clock signal. XVDDQ is 3.3 V for crystal input; XVDDQ is 1.8 V for clock input.	-	-	XVDDQ	
	B8	N/A	XTALOUT ^[8]	0	Output to connect to feedback input of crystal. Is left floating when external clock at XTALIN.	Z	Z	VGND	
	C10	C2	RESET#	I	Reset. Asserted to place Antioch into reset mode and subsequent initialization. Active LOW.	-	-		
Others	B10	N/A	RESETOUT	0	Reset Out. Deasserted LOW when RESET# is asserted LOW. Asserted HIGH after RESET# is deasserted and initialization is complete. Reflects value of RSTCMPT bit.	Z	Low		
	C9	D3	GPIO[1]	I/O	General purpose input/output.	Z	Z		
	D8	D2	GPIO[0]	I/O	General purpose input/output.GPIO[0] is used for SD Card Detect with firmware detection. LOW indicates card is inserted.	Z	Z		
	C7	C1	WAKEUP ^[7]	I	Wake Up Signal. 1 = normal operation, 0 = low power "sleep" mode. Is asserted for Antioch to initialize.	-	-		
	C5	C3	XTALSLC[1]		Clock Select. For CYWB0124AB, XTALSLC[1:0] is decoded as: 00 = 19.2 MHz, 01 = 24 MHz, 10 = 48 MHz, 11 = 26 MHz.	-	-	GVDDQ VGND	
	C4	C4	XTALSLC[0]	i	Clock Select. For CYWB0124AB, XTALSLC[1:0] is decoded as: 00 = 19.2 MHz, 01 = 24 MHz, 10 = 48 MHz, 11 = 26 MHz.	-	-		
Config	C6	N/A	NANDCFG	1	S-port Configuration. '0' selects 8-bit NAND and SD/MMC configuration. '1' selects 16-bit NAND configuration.	-	-		
	E8	B1	TEST[2]	I	Test mode selection. Is tied to VGND for normal operation (CMOS level inputs).	-	-		
	C8	D4	TEST[1]	I	Test mode selection. Is tied to VGND for normal operation (CMOS level inputs).	-	-		
	D7	A1	TEST[0]	I	Test mode selection. Is tied to VGND for normal operation (CMOS level inputs).	-	-		
	D4, H4	E5, A6	PVDDQ	Power	Power for P-port I/O. 1.8 V, 2.5 V, or 3.3 V nominal.	-	-		
	H5	N/A	SNVDDQ	Power	Power for NAND port I/O. 1.8 V, 2.5 V, or 3.3 V nominal.	-	-		
	B5	B5	UVDDQ	Power	Power for USB I/O. 3.3 V nominal.	-	-		
	H7	F1, F3, F4, G5, H4, H5, J2, J3, J4, J5	SSVDDQ	Power	Power for SD port, is connected to SNVDDQ if using 16-bit NAND. 1.8 V, 2.5 V, or 3.3 V nominal.	-	-		
	D6	N/A	GVDDQ	Power	Power for miscellaneous I/O. 1.8 V, 2.5 V, or 3.3 V nominal.	-	-		
Power	B9	В3	AVDDQ	Power	Power for internal PLL and USB serializer. 1.8 V nominal.	-	-		
	В7	N/A	XVDDQ	Power	Power for crystal or clock I/O. 1.8 V (clock) or 3.3 V (crystal) nominal.	-	-		
	D5, G4, G5, G6, G7, F7	D6, F6, G6, J1	V_{DD}	Power	Power for core. 1.8 V nominal.	-	-		
	A10	N/A	VDD33 ^[9]	Power	Power sequence control supply. 3.3 V nominal.	-	-		
	В6	A3	UVSSQ	Power	Ground for all USB.	-	-		
	A9	B2	AVSSQ	Power	Ground for PLL.	-	-		
-	E4, E5, E6, E7, F4, F5, F6	B6, D5, E4, E6, F5	VGND	Power	Ground for core.	-	-		

Notes

- When RESET# is asserted, the device enters reset state and WAKEUP is ignored
 XTALOUT is driven HIGH during Standby mode. XTALOUT operates the same during RESET# assertion and Normal mode: fixed HIGH when XVDDQ is 1.8 V (ext clock) and actively toggles when XVDDQ is 3.3 V (crystal).
 VDD33: In CYWB0124AB, the Ball is no-connect internally. It handles power sequence control in future West Bridge products. When migrating to Astoria, it is connected to the highest supply to the device. If USB is used, for example, then VDD33 is connected to nominal 3.3 V (because 3.3 V is required for USB). VDD33 is always supplied in Astoria.



Figure 3. CYWB0124AB 100 VFBGA - Top View

	Top View												
	1	2	3	4	5	6	7	8	9	10			
Α	ADV#	WE#	INT#	DRQ#	D+	D-	UVALID	XTALIN	AVSSQ	VDD33	Α		
В	DQ[1]	DQ[0]	OE#	DACK#	UVDDQ	UVSSQ	XVDDQ	XTALOUT	AVDDQ	RESETOUT	В		
С	DQ[4]	DQ[3]	DQ[2]	XTALSLC[0] XTALSLC[1]		NANDCFG	WAKEUP	TEST[1]	GPIO[1]	RESET#	С		
D	DQ[7]	DQ[6]	DQ[5]	PVDDQ	VDD	GVDDQ	TEST[0]	GPIO[0]	SD_D[1]	SD_D[0]	D		
Е	DQ[10]	DQ[9]	DQ[8]	VGND	VGND	VGND	VGND	TEST[2]	SD_D[3]	SD_D[2]	Е		
F	DQ[13]	DQ[12]	DQ[11]	VGND	VGND	VGND	VDD	SD_CLK	SD_D[5]	SD_D[4]	F		
G	CE#	DQ[15]	DQ[14]	VDD	VDD	VDD	VDD	SD_CMD	SD_D[7]	SD_D[6]	G		
Н	A[5]	A[6]	A[7]	PVDDQ	SNVDDQ	NAND_WE#	SSVDDQ	SD_POW	NAND_IO[2]	SD_WP	н		
J	A[3]	CLK	A[4]	NAND_R/B#	NAND_CE#	NAND_ALE	NAND_WP#	NAND_IO[5]	NAND_IO[3]	NAND_IO[0]	J		
K	A[0]	A[1]	A[2]	NAND_RE#	NAND_CE2#	NAND_CLE	NAND_IO[7]	NAND_IO[6]	NAND_IO[4]	NAND_IO[1]	К		
	1	2	3	4	5	6	7	8	9	10			

POWER DOMAIN KEY					
	UVDDQ				
	GVDDQ				
	SSVDDQ				
	VGND				
	PVDDQ				
	SNVDDQ				



Figure 4. CYWB0124AB 81 WLCSP - Top View

	1	2	3	4	5	6	7	8	9	
Α	TEST[0]	XTALIN	UVSSQ	D+	D-	PVDDQ	INT#	OE#	ADV#	Α
В	TEST[2]	AVSSQ	AVDDQ	UVALID	UVDDQ	VGND	WE#	DQ[0]	DQ[1]	В
С	WAKEUP	RESET#	XTALSLC[1]	XTALSLC[0]	DACK#	DRQ#	DQ[2]	DQ[3]	DQ[4]	С
D	SD_WP	GPIO[0]	GPIO[1]	TEST[1]	VGND	VDD	DQ[5]	DQ[6]	DQ[7]	D
Е	SD_D[0]	SD_D[1]	SD_D[2]	VGND	PVDDQ	VGND	DQ[8]	DQ[9]	DQ[10]	Е
F	SSVDDQ	SD_D[3]	SSVDDQ	SSVDDQ	VGND	VDD	DQ[11]	DQ[13]	DQ[12]	F
G	SD_CLK	SD_D[4]	SD_D[5]	SD_POW	SSVDDQ	VDD	DQ[14]	CE#	DQ[15]	G
Н	SD_D[6]	SD_D[7]	SD_CMD	SSVDDQ	SSVDDQ	A[4]	A[3]	A[1]	A[0]	Н
J	VDD	SSVDDQ	SSVDDQ	SSVDDQ	SSVDDQ	A[7]	A[6]	A[5]	A[2]	J
	1	2	3	4	5	6	7	8	9	•

POWER DOMAIN KEY
UVDDQ
AVDDQ, VDD
SSVDDQ
VGND
PVDDQ



Absolute Maximum Ratings

Operating range specifies temperature and voltage boundary conditions for safe operation of the device. Operation outside these boundaries may affect the performance and life of the device. These user guidelines are not tested.

device. These user guidelines are not tested.
Storage temperature
Ambient temperature with power supplied (Industrial)
Supply voltage to ground potential
V _{DD} , AVDDQ0.5 V to +2.0 V
GVDDQ, PVDDQ, SSVDDQ, SNVDDQ, UVDDQ and VDD33 and XVDDQ0.5 V to +4.0 V
DC input voltage to any input ball1.89 V to 3.6 V
(Depends on I/O supply voltage. Inputs are not over voltage tolerant.) $ \\$

DC voltage applied to outputs in High Z State	. –0.5 V to VDDQ+0.5 V
Static discharge voltage (ESD) from	JESD22-A114 > 2000 V
Latch-up current	> 200 mA
Maximum output short circuit current for all I/O configurations. ($V_{OUT} = 0 \ V_{OUT}$	/) ^[10] 100 mA

Operating Conditions

T _A (Ambient temperature under bias) Industrial	40 ℃	to +8	35 ℃
V _{DD} , AV _{DDQ} supply voltage	1.7	V to	1.9 V
UV _{DDQ} supply voltage	3.0	V to	3.6 V
PV _{DDQ} , GV _{DDQ} , SNV _{DDQ} , SSV _{DDQ} supply voltage	1.7	V to	3.6 V
XVDDQ (Crystal I/O) supply voltage			
XVDDQ (Ext. clock I/O) supply voltage	e1.7	V to	1.9 V

DC Characteristics

Table 3. DC Specifications for All Voltage Supplies

Parameter	Description	Conditions		Min	Тур	Max	Unit
V_{DD}	Core voltage supply			1.7	1.8	1.9	V
AVDDQ	Analog voltage supply			1.7	1.8	1.9	V
XVDDQ	Crystal voltage supply			3.0	3.3	3.6	V
XVDDQ	Clock voltage supply			1.7	1.8	1.9	V
PVDDQ ^[12]	Processor interface I/O			1.7	1.8, 2.5, 3.3	3.6	V
GVDDQ ^[12]	Miscellaneous I/O voltage supply			1.7	1.8, 2.5, 3.3	3.6	V
SNVDDQ ^[12]	S-port NAND I/O voltage supply			1.7	1.8, 2.5, 3.3	3.6	V
SSVDDQ ^[11,12]	S-port SD I/O voltage supply			1.7	1.8, 2.5, 3.3	3.6	V
UVDDQ ^[14]	USB voltage supply			3.0	3.3	3.6	V
VDD33	Power sequence control supply			3.0	3.3	3.6	V
V _{IH1} ^[13]	Input HIGH voltage 1	All ports except USB, 2.0 V ≤ 3.6 V	≤ V _{CC} ≤	0.625 × V _{CC}		V _{CC} + 0.3	V
V _{IH2} ^[13]	Input HIGH voltage 2	All ports except USB, 1.7 V ≤ 2.0 V	≤ V _{CC} <	V _{CC} – 0.4		V _{CC} + 0.3	
V _{IL}	Input LOW voltage			-0.3		0.25 × V _{CC}	V
V _{OH}	Output HIGH voltage	$I_{OH}(MAX) = -0.1 \text{ mA}$		0.9 × V _{CC}			V
V _{OL}	Output LOW voltage	$I_{OL}(MIN) = 0.1 \text{ mA}$				$0.1 \times V_{CC}$	V
I _{IX}	Input leakage current	All I/O signals held at VDDQ		-1		1	μΑ
I _{OZ}	Output leakage current	All I/O signals held at VDDQ		-1		1	μΑ
I _{CC} Core	Operating current of core voltage	Outputs tri-stated	VFBGA			110	mΑ
	supply (V _{DD}) and analog voltage supply (AVDDQ)		WLCSP			115	

^{10.} Do not test more than one output at a time. Duration of the short circuit does not exceed 1 second. Tested initially, and after any redesign or process changes, may affect these parameters.

^{11.} The SSVDDQ I/O voltage is dynamically changed (for example, from high range to low range) as long as the supply voltage undershoot does not surpass the lower minimum voltage limit. SSVDDQ levels for SD modes: 2.0 V–3.6 V, MMC modes: 1.7 V–3.6 V.
12. Interfaces with a voltage range are adjustable with respect to the I/O voltage and thus support multiple I/O voltages.
13. V_{CC} = pertinent V_{DDQ} value.
14. When U-port is in a disabled state, UVDDQ goes down to 2.4 V, provided UVDDQ is still the highest supply voltage level.



Table 3. DC Specifications for All Voltage Supplies (continued)

Parameter	Description	Conditions		Min	Тур	Max	Unit
I _{CC} Crystal	Operating current of crystal	XTALOUT floating	VFBGA			5	mA
	voltage supply (XVDDQ)[17]		WLCSP			N/A	
I _{CC} USB	Operating current of USB voltage supply (UVDDQ) ^[17]	Operating and terminated for speed mode	· high			25	mA
I _{SB1}	Total standby current of Antioch when device is in suspend mode	 *VDDQ = 3.3 V Nominal (Outputs and Bidirs High of Floating [16] XTALOUT Floating D+ Floating (no current drathrough internal 1.5 kohm D— Grounded, UVALID Drathrough in Suspend Mode) 	r awn pull-up),		250 ^[15]	2500	μΑ
I _{SB2}	Total standby current of Antioch when device is in standby mode	 *VDDQ = 3.3 V Nominal (3.0–3.6 V) Outputs and Bidirs High or Floating^[16] XTALOUT Floating D+ Floating, D– Grounded, UVALID Driven LOW 	25 ℃ 85 ℃			45 290	μА
I _{SB3}	Total standby current of Antioch when device is in core power down mode	1. Outputs and Bidirs High or Floating ^[16] 2. XTALOUT Floating 3. D+ Floating, D– Grounded, UVALID Driven LOW 4. Core Powered Down	25 ℃ 85 ℃			25 139	μΑ

Table 4. Capacitance

Parameter	Description	Conditions	Тур	Max	Unit
C _{IN}		$T_A = 25 \text{C}, f = 1 \text{MHz},$		9	pF
	Input ball capacitance, D+/D-	$V_{CC} = V_{CCIO}$		15	
C _{OUT}	Output ball capacitance			10	pF

USB Transceiver

USB 2.0 compliant in full speed and high speed modes.

^{15.} Isb1 typical value is not a maximum specification but a typical value. Isb1 maximum current value specified for 85 ℃.

^{16.} The Outputs/Bidirs that are forced low in Standby mode increases I/O supply standby current beyond specified value.

^{17.} Active Current Conditions:

⁻UVDDQ: USB transmitting 50% of the time, receiving 50% of the time.
-PVDDQ/SNVDDQ/SSVDDQ/GVDDQ: Active Current Depends on I/O activity, bus load, and supply level.

⁻XVDDQ: Assume highest frequency clock (48 MHz) or crystal (26 MHz).



AC Characteristics

USB Transceiver

USB 2.0 compliant in full speed and high speed modes.

P-Port Interface

Asynchronous Mode Timing Parameters

Table 5. Asynchronous Mode Timing Parameters

Parameter	Description	Min	Max	Unit
Read Timing	Parameters			
tAA	Address to data valid		30	ns
tOH	Data output hold from address change 3			ns
tEA	Chip enable to data valid		30	ns
tAADV	ADV# to data valid access time		30	ns
tAVS	Address valid to ADV# HIGH	5		ns
tAVH	ADV# HIGH to address hold	2 ^[19]		ns
tCVS	CE# low setup time to ADV# HIGH	5		ns
tVPH	ADV# HIGH time	15 ^[18]		ns
tVP	ADV# pulse width LOW	7.5		ns
tOE	OE# LOW to data valid		22.5	ns
tOLZ	OE# LOW to Low Z	3		ns
tOHZ	OE# HIGH to High Z	0	22.5	ns
tLZ	CE# LOW to Low Z	3		ns
tHZ	CE# HIGH to High Z		22.5	ns
Write Timing	Parameters			
tCW	CE# LOW to write end	30		ns
tAW	Address valid to write end	30		ns
tAS	Address setup to write start	0		ns
tADVS	ADV# setup to write start	0		ns
tWP	WE# pulse width	22		ns
tWPH	WE# HIGH time	10		ns
tCPH	CE# HIGH time	10		ns
tAVS	Address valid to ADV# HIGH	5		ns
tAVH	ADV# HIGH to address hold	2 ^[18]		ns
tCVS	CE# LOW setup time to ADV# HIGH	5		ns
tVPH	ADV# HIGH time	15 ^[18]		ns
tVP	ADV# pulse width LOW	7.5		ns
tVS	ADV# LOW to end of write	30		ns
tDW	Data setup to write end	18		ns
tDH	Data hold from write end	0		ns
tWHZ	WE# low to DQ High Z output		22.5	ns
tWLZ	WE# high to DQ Low Z output	3		ns

Notes
18. In applications where access cycle time is at least 60 ns, t_{VPH} is relaxed to 12 ns.
19. In applications where back-to-back accesses are not performed on different endpoint addresses, the minimum t_{AVH} specification is relaxed to 0 ns.







Figure 5. Asynchronous Single Read Timing

Figure 6. Asynchronous Back-to-Back Read Timing









Figure 7. Asynchronous Back-to-Back Write Timing

Figure 8. Asynchronous Read to Write Timing








Figure 9. Asynchronous Write to Read Timing

Synchronous Mode Timing Parameters

Table 6. Synchronous Mode Timing Parameters

Parameter	Description	Conditions	Min	Max	Unit
FREQ	Interface Clock Frequency			33	MHz
tCLK	Clock Period		30		ns
tCLKH	Clock HIGH Time		12		ns
tCLKL	Clock LOW Time		12		ns
tS	CE#/WE#/ADDR/DQ Setup Time		7.5		ns
tH	CE#/WE#/ADDR/DQ Hold Time		1.5		ns
tCO	Clock to Valid Data			18	ns
tOH	Clock to Data Hold Time		2		ns
tHZ	OE# HIGH to Data High Z			22.5	ns
tLZ	OE# LOW to Data Low Z		3		ns
tOE	OE# LOW to Data Valid			22.5	ns
tWHZ	WE# Low to DQ High Z Output			22.5	ns
tWLZ	WE# High to DQ Low Z Output		3		ns
tCKHZ	Clock to Data High Z (Figure 13 on page 19)	Measured from the rising edge of the second clock after the deassertion of CE# is latched by the rising edge of the clock.		18	ns
tCKLZ	Clock to Data Low Z (Figure 15 on page 20)		3		ns






Figure 10. Synchronous Write Timing

- Note:
 Assumes previous cycle had CE# deselected
 OE# is don't care during write operations

► tCLKH +tCLKL-CLK tCLK-**∢**tS► CE# A[7:0] An+1 An+2 An+3 Αn An+4 WE# OE# DQ[15:0] High-Z (input) tLZ tHZ tOH -tCO-DQ[15:0] High-Z Dh+1 (output) tOE

Figure 11. Synchronous Read Timing

Note:

- Assumes previous cycle had CE# deselected






Figure 12. Synchronous Read (OE# Fixed LOW) Timing

Note:

- Assumes previous several cycles were Read

→ tCLKH +tCLKL-CLK tCLK-**∢**tS▶|**∢**tH▶ CE# A[7:0] Аx Ax+1An+1 An+2 WE# OE# **∢tS→∢tH** DQ[15:0] Dn+1 Dn+2 ťΟΗ (input) DQ[15:0] Dx-2 Dx-1 (output)

Figure 13. Synchronous Read to Write (OE# Controlled) Timing

Note:

- Assumes previous several cycles were Read
- (Ax) and (Ax+1) cycles are turnaround. (Ax+1) operation does not cross pipeline.






Figure 14. Synchronous Read to Write (OE# Fixed LOW) Timing

Note:

- Assumes previous several cycles were Read
- In this scenario, OE# is held LOW
- (Ax) and (Ax+1) cycles are turnaround. (Ax+1) operation does not cross pipeline.
- No operation is performed during the Ax+2 cycle (true turnaround operation)




Figure 15. Synchronous Write to Read Timing

Note:

- Assumes previous cycle has CE# deselected
- In this scenario, OE# is held LOW



SD/MMC Parameters

Figure 16. SD/MMC Timing Waveform - All Modes




Table 7. Common Timing Parameters for SD and MMC – During Identification Mode

Parameter	Description	Min	Max	Unit
SDFREQ	SD_CLK interface clock frequency		400	kHz
tSDCLK	Clock period	2.5		μS
tSDCLKH	Clock high time	1.0		μS
tSDCLKL	Clock low time	1.0		μS

Table 8. Common Timing Parameters for SD and MMC - During Data Transfer Mode

Parameter	Description	Min	Max	Unit
SDFREQ	SD_CLK interface clock frequency	5	48	MHz
tSDCLK	Clock period	20.8	200	ns
tSDCLKOD	Clock duty cycle	40	60	%
tSCLKR	Clock rise time		3	ns
tSCLKF	Clock fall time		3	ns

Table 9. Timing Parameters for SD – All Modes

Parameter	Description	Min	Max	Unit
tSDIS	Input setup time	4		ns
tSDIH	Input hold time	2.5		ns
tSDOS	Output setup time	7		ns
tSDOH	Output hold time	6		ns
tSDCKHZ	Clock to data high Z		18	ns
tSDCKLZ	Clock to data low Z	3		ns

Table 10. Timing Parameters for MMC - All Modes

Parameter	Description	Min	Max	Unit
tSDIS	Input setup time	4		ns
tSDIH	Input hold time	4		ns
tSDOS	Output setup time	6		ns
tSDOH	Output hold time	6		ns
tSDCKHZ	Clock to data High Z		18	ns
tSDCKLZ	Clock to data Low Z	3		ns



Reset and Standby Timing Parameters

Figure 17. Reset and Standby Timing Diagram




Table 11. Reset and Standby Timing Parameters

Parameter	Description	Conditions	Min	Max	Unit
tSLP	Sleep time			1	ms
tWU	WAKEUP time from standby mode	Clock on XTALIN	1		ms
		Crystal on XTALIN-XTALOUT	5		ms
tWH	WAKEUP high time		5		ms
tWPW	WAKEUP pulse width		5		ms
tRH	RESET# high time		5		ms
tRPW	RESET# pulse width	Clock on XTALIN	1		ms
		Crystal on XTALIN-XTALOUT	5		ms
tRR	RESET# recovery time		1		ms



3.0V/2.5V/1.8V 3.0V/2.5V/1.8V R1 OUTPUT. R1 OUTPUT . C = 30 pF(a) Normal Load (Load 1) (c) Three-State Delay (Load 2) (b) Thévenin Equivalent (Load 1) (Used for t_{LZ} , t_{HZ} , t_{HZWE} , and t_{LZWE} ALL INPUT PULSES 3.0V/2.5V/1.8V including scope and jig) 13500Ω R1 10% R2 10800Ω

Figure 18. AC Test Loads and Waveforms


Ordering Information

Table 12 lists the key package features and ordering codes. The table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at www.cypress.com/products.

Table 12. Key Features and Ordering Information

Ordering Code	Turbo-MTP Enabled	Package Type	Available Clock Input Frequencies (MHz)
CYWB0124AB-BVXI	No	100 VFBGA – Pb-free	19.2, 24, 26, 48
CYWB0124ABX-FDXI	No	81 WLCSP – Pb-free	19.2, 24, 26, 48
CYWB0125ABX-FDXI	Yes	81 WLCSP – Pb-free	19.2, 24, 26, 48

Ordering Code Definitions





Package Diagrams

Figure 19. 100 VFBGA (6 × 6 × 1.0 mm) BZ100A





Figure 20. 81 WLCSP (3.784 × 3.788 × 0.55 mm)



Document Number: 001-07978 Rev. *K



Acronyms

Table 13. Acronyms Used in this Document

Acronym	Description		
DC	direct current		
DMA	lirect memory access		
ESD	electrostatic discharge		
ECC	error correction codes		
HDD	hard disk drive		
MTP	media transfer protocol		
MMC	multimedia card		
PLL	phase-locked loop		
SLIM	simultaneous link to independent media		
SLC	single level cell		
USB	universal serial bus		
WLCSP	wafer level chip scale package		
CE-ATA	consumer electronics-advanced technology attachment		

Document Conventions

Units of Measure

Table 14. Units of Measure

Symbol	Unit of Measure
Α	ampere
dBc	decibels relative to the carrier
kHz	kilohertz
MBPs	megabyte per second
MHz	megahertz
μΑ	microampere
μs	microsecond
ms	millisecond
ns	nanosecond
ppm	parts per million
pF	picofarad
V	volt
mA	milliampere



Document History Page

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	460480	ODC	See ECN	New release
*A	539922	VSO	See ECN	Removed all CYWB0224AB (this is Astoria P/N) Removed CYWB0224AB Additional Features Removed MLC NAND support wordings Removed CE-ATA specification Added 26 MHz for the clock support Removed the paragraph of CYWB0224AB Removed Note 1 Corrected Note 7 is the same as PDD Added Astoria as a future product in Note 9 Added reference figures in tCKHZ and tCKLZ Added condition description to tCKHZ Added figure 11 Updated figure 14 Removed CYWB0224AB-BVXI, removed the columns of CE-ATA and MLC NAND Support
*B	567593	VSO	See ECN	Minor Change: Post part CYWB0124AB on external website under NDA.
*C	841760	RUY	See ECN	Page-1, Changes to the Mass Storage Support with addition of CE-ATA Updated the Revision numbers of SD Card Specifications Added CE-ATA Specifications Clarified footnote 5 that unused inputs are tied through 10k pull up resistors and that CLK is LOW in asynchronous P-port operation Footnote 6, 100k resistor is changed to 10k Footnote 7, a sentence on resistors for speed capability on USB is added SDIO is changed to SD in Pin Assignment Table In Clocking, changed crystal requirement from 50 to 100 ppm. Clarified Core Power Down mode that AVDDQ is also powered down. Split tAS into tAS and tADVS and tWPH into tWPH and tCPH in Table 5 Updated Figure 5 to depict tOH Updated Figure 6 to depict tADVS and corrected tCW Updated Figure 1 to remove "Access Control" Added external clock requirements and Table 1 Added section on Flexible I/Os Specified values in Absolute Maximum Ratings (changed from TBS) In Table 3, updated V _{IH} value for supplies other than UVDDQ, and added pertinent notes 15 and 16. Appended to note 12 that maximum current values are measured at 85℃. Added maximum current values for I SB1, ISB2 and ISB3 In Table 5, the following changes are made: tOH, tOLZ, tLZ, and tOW changed from 5 to 3 ns; tVP changed from 5 to 7.5 ns; tOE, tOHZ, tHZ, and tWHZ changed from 20 to 22.5 ns. Added notes [17] and [18] In Table 6, tHZ and tOE changed form 18 to 22.5 ns.



Revision	ECN	Orig. of Change	Submission Date	Description of Change
*D	1067820	RUY	See ECN	Added Table 10 Added "SSVDDQ levels for SD modes: 2.0V - 3.6V, MMC modes:1.7V - 3.6V.' to note 11 in Table 5 Added notation of tSDCKHZ and tSDCKLZ to Figure 15 Added undershoot and overshoot parameters and removed the Supply Voltage Noise requirement in Table 1 External Clock Requirements Added representation of tWHZ to Figure 13 and tWLZ to Figure 14 Added tWHZ and tWLZ to Table 5 Changed name of parameter tOW to tWLZ in Table 6 Added "and less than 4x4 mm WLCSP" to Features Added Figure 19 Added WLCSP ordering information Added functionality of Antioch in WLCSP Added Two columns to Table 1 showing the Balls are available in the WLCSP and VFBGA packages Added "Note that in the WLCSP option, the S-port is not configurable; it only supports a single SD/MMC+ port with no NAND port." to Mass Storage Support section Added "Availability of specific signals on the WLCSP option is detailed in Pin Assignments." to Antioch in WLCSP. Added "Maximum permitted noise on AVDDQ is 20 mV p-p." and "Noise guideline for all supplies except AVDDQ is maximum 100 mV p-p." to Antioch Power Domains section Changed maximum value of Isb3 in Table 3 from 170 uA to 139 uA. Changed "Typical" values for Isb2 and Isb3 to correct definition of "Maximum" value at 25°C. Isb1 has typical value at 25°C. Removed "These values are based upon simulation and are subject to change pending closure of full device characterization." from note 10 Added figure 16 and Table 11 Changed reference from "pin" to "Ball" in Table 2 and throughout the data sheet Corrected the ball description of SD_WP in Table 2 to say that SD_WP being HIGH, not LOW indicates that the card is write protected Added the requirement that XTALIN is LOW before entry into Core Power Dowr mode in Core Power Down mode and Antioch in WLCSP sections Re-ordered paragraphs in Clocking section Tole Revernal clock is a square wave that conforms to high and low voltage levels mentioned in Table 3 and the rise and fall time specifications" in Figure 17 Clarified Standby mode section to reflect t
*E	1116363	RUY	See ECN	Changed part number for the WLCSP part from CYWB0124AB-FDXI to CYWB0124ABX-FDXI in Ordering Information table Updated the information from *B version of specification 001-13820 in the package diagram of WLCSP Removed mention of erroneous change in Isb1 parameter in *D version from Document History Table
*F	1408263	AESA	See ECN	Changed the DC Characteristics to differentiate between Icc Crystal for Antioch VFBGA and WLCSP Added a footnote to NAND_CE#, NAND_CE2#, NAND_WP#, NAND_CLE, and NAND_ALE pins in the pin assignment table.



Revision	ECN	Orig. of Change	Submission Date	Description of Change
*G	1489983	OSG/AESA	See ECN	In DC Characteristics Table, changed Icc Crystal and Icc Core to differentiate between values for VFBGA and WLCSP In DC Characteristics Table, clarified the ISB1 measurement conditions.
*H	2572476	OSG/AESA	09/25/2008	Updated Phase Noise specifications for input clock - Table 1 Updated ppm specification to 150 ppm for input clock and crystal - Table 1 Added Turbo-MTP Support introduction to Functional Overview Added Turbo-MTP part numbers to Ordering Information Added part number CYWB0125AB Changed data sheet title to "CYWB0124AB/CYWB0125AB West Bridge® Antioch™ USB/Mass Storage Peripheral Controller" Updated data sheet template
*	2949425	ODC	10/22/10	Template and Styles update. Added ordering code definitions. Added Acronym table and units of measure. Included table of contents. Updated package diagrams.
*J	3201726	AESA	03/21/11	Removed Pruned part CYWB0125AB-BVXI from ordering information. Updated Figure 19 on page 24
*K	3553527	AASI	03/16/2012	Post the datasheet to Cypress.com.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive cypress.com/go/automotive
Clocks & Buffers cypress.com/go/clocks
Interface cypress.com/go/interface
Lighting & Power Control cypress.com/go/powerpsoc
cypress.com/go/plc

Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2005-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-07978 Rev. *K

Revised March 16, 2012